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FOREWORD
b .
This is one of three volumes of the final report prepared by Research Triangle
Institute, Durham, North Carolina under NASA contract NASw-905, "Development of
Reliahility Methodology for Systems Engineering". This work was administered under
the technical direction of the Office of Reliability and Quality Assurance, NASA
Headquarters with Mr. John E. Condon, Director, as technical contract monitor.
The effort under this contract began in April 1964, to continue for approxi-
mately two years and was performed jointly by personnel from the Institute's Solid
State Laboratory and Statistics Research Division. Dr. R. M. Burger was technical
director with W. S. Thompson serving as project leader. C. D. Parker was a principal
contributor to this report with A. C. Nelson assisting in the analyses.
A static inverter designed by the Applied Research Branch, Astrlonics Laboratory,
George C. Marshall Space Flight Center, NASA, Huntsville, Alabama, was selected to
test the analysis techniques and procedures described in Vol. I of this report.
Permission to use this system in the contract study is appreciated. Special thanks
are given to R. F. Harwell, W. J. Krelder, A. E. Willis, J. M. Gould and
C. E. Winkler of the Astrionics Laboratory for their helpful discussions on the
inverter operation and design. Even though this study did not _llow a complete
analysis of the inverter, it is hoped that the results obtained will help in its
development.
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w PREFACE
The objective of this contract was to develop reliability methodology which
relates to various techniques which can be applied in designing reliabile systems and
to extend the methodology by the development and demonstration of new techniques. It
was important to have available a system on which to test and demonstrate the results.
A complex static inverter was chosen for this purpose and served this role well.
The three major areas of effort in the program are defined by the titles of the
final report volumes listed as follows:
Vol. I. Methodology: Analysis Techniques and Procedures
Vol. II. Application: Design Reliability Analysis of a 250 Volt-Ampere
Static Inverter
Vol. III. Theoretical Investigations: An Approach to a Class of Reliability
Problems
The purpose of Vol. I is to describe the mathematical techniques which are
available for performing the reliability analysis of equipment life and performance.
Appropriate technique selection, coupled with proper coordination of efforts during
design, are essential for engineering reliability into equipment. Vol. II considers
the practical application of reliability analysis to circuit design and demonstrates
improvements in the identification and solution of problems using the techniques
described in Vol. I. This employs the static inverter as an example. Vol. III
describes fundamental studies in stochastic processes related to reliability.
Other technical reports issued under this contract effort are as follows:
i. "On Certain Functionals of Normal Processes," Technical Report No. i,
September 1964.
2. "Functional Description of a 250 Volt-Ampere Static Inverter," Technical
Report No. 2, December 1964.
3. "The Variance of the Number of Zeros of Stationary Normal Processes,"
Technical Report No. 3, March 1965.
4. "Problems in Probability," Technical Report No. 4, October 1965.
5. "Reliability Analysis of Timing Channel Circuits in a Static Inverter,"
Technical Report No. 5, December 1965.
6. "Reliability Analysis of Timing Channel Circuits in a Static Inverter,"
Technical Report No. 6, January, 1966.
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ABSTRACT
This report describes the application of design stage reliability analyses to a
static inverter, emphasizingthe use of improvedanalytical techniques as a supple-
ment, but not a substitute, to conventional analyses. Modelsare used to relate the
important performancecharacteristics to the factors that influence their variation.
As a meansto achieving the most reliable design within practical constraints,
emphasisis on identifying and implementingdesign improvementsrather than on obtain-
ing a numberto represent reliability. Performancevariation analyses, reliability
prediction, componentstress analyses, and failure modesand effects analyses indi-
vidually contribute to reliability; however, it is through the proper coordination of
these tasks and appropriate combinationand interpretation of their results that the
earliest assurancefor reliable design is achieved. Several significant design
problemswere detected with this approachthat conventional analysis could overlook.
iv
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1.0 Introduction
Systemreliability is a universal goal in engineering eventhough it is, at
times, subverted to cost, performance,or delivery schedule. In spaceresearch, the
premiumon reliability is magnified. Newmethodsare continually sought for proving
and improving reliability. With the considerable technological advancesin space
systems, a priori confidence in the achievementof mission successhas become
increasingly difficult to obtain. 0nly minor significance can be attached to reli-
ability predictions becauseof the manysimplifying assumptionsand imprecision in
data. Still, the needfor assuranceof mission successexists.
A morerealizable goal is design improvementas stimulated by objective assess-
ment. A designmodification is identified, implemented,and then evaluated on a
comparativebasis. Again, however,systemcomplexity and the numberof factors which
affect systemoperation necessitate a cautious approachto this process. Examplesof
design modifications which were intended to improvereliability but which had the
opposite effect are not rare.
The engineer is thus receptive to newanalytical methodswhich enhancehis
ability to evaluate designs and discriminate betweenalternate approaches. In
VolumeI of this report, analytical methodsfor evaluating systemreliability were
discussedwith emphasison variations in performanceand on reliability-life techni-
ques. Thesemethodsare not, in themselves,newbut the perspective in which they
are presented and the details of their use are directed toward practical utility.
This utility, and its limitations, are the concernof this volumeof the report. The
analysis techniques are applied to an electronic equipmentso as to supplement,but
not to replace, conventional designand analysis methods.
r--heequipmentonwhich these t_L*LI_qU_ have b==L,---tested is =_ static inverter
being developed at the George C. Marshall Space Flight Center as a highly-reliable,
general-purpose ac power supply for space applications. The approach used in the
studies was to seek potential weak points in the design and to evaluate approaches
for strengthening these. Since the static inverter is very well designed, it was to
be expected that few weaknesses would be found. It was also expected that, since
thorough analysis has been performed on the static inverter, the identification of
weaknesses would be a critical test of the analytical methods. The analysis was
focused at the equipment design stage since it is at this stage of development when
changes are most readily included.
The analysis of any system requires intimate familiarity with its design and
operation. To this end a thorough analysis of the static inverter has been carried
out. Initially, a detailed description of the circuit operation was prepared
[Ref. i] and will be frequently referenced in the text of this report. A preliminary
engineering analysis wasnext performed[Ref. 2] and identified certain problemareas
for more thorough investigation. Onespecial study [Ref. 3] treats sometiming cir-
cuits in the inverter. Oneessential elementof the completeanalysis is an experi-
mental breadboardmodelof the system. This has beenexhaustively exercised to
producedata and test hypotheses.
Thecontents of this volumeare concentrated in Section 3. This contains the
circuit design analysis, and related conclusions and recommendationsare presented
in Section 3.4. For overall perspective Section 2 describes in brief sometypical
preliminary design considerations leading to the present configuration, and similarly,
Section 4 describes applications of analyses to later stages of the equipmentdeve-
lopmentprocess. Conclusionswith regard to the analysis approachare given in
Section 5.
A readily apparent commentwith respect to the work reported here is that, to
a considerable extent, it is no morethan goodengineering. This, however, is the
goal of reliability analysis; to achieve goodengineering in a complexenvironment.
Analysis is thus employedprimarily to discern those aspects of design onwhich to
focus effort and to insure that the design is comprehensive. It is hopedthat the
results described here demonstratethe value of thoroughanalysis in improving system
reliability. There is no attempt to substantiate this with numbersto represent
actual reliability since these have limited meaningfor a complexsystem.
Becausethe static inverter study wasonly a portion of the total effort, a
completeanalysis of the inverter wasnot possible. For example, the transient
responsestudies are in the form of a status report. In such cases the analysis is
described, available results reported, and recommendationsfor further effort pre-
sented. In addition, the effort wasnot coordinated directly with the actual
developmentschedule. Designmodifications by the design group were, however,
introduced into the analysis whenfeasible. It is hopedthat considerable benefit
for improvementsin the actual design will result.
Theconclusions of this study of the static inverter are positive. The
analysis has aided in distinguishing the merits of alternate approaches;it has
identified a numberof valuable design modifications which led to a better system;
it has provided increased assurancethat the systemwill perform as intended; and it
has tested the analytical methods. Apparentnowis the value of a failure modesand
effects analysis, performedearly in the developmentcycle, in directing subsequent
analytical studies in performancevariation analysis, stress analysis, and relia-
bility prediction, to the portions of the systemfor which they will prove most
useful.
2.0 Preliminary DesignConsiderations
Dueto the emphasison design stage analyses presented in Section 3, this
section is brief, and is included to assist in defining the scopeof a thorough
analysis for reliability and the interrelationship of preliminary design consider-
ations to analyses during later stagesof equipmentdevelopment. As a starting
point for the analysis a design problemstatement is first presented in Section 2.1
and is written from the viewpoint of a technical managerof the cognizant design
group for the static inverter. Section 2.2 presents a discussion of somespecific
preliminary design problemsthe solution of which contribute to a reliable design
of the inverter.
2.1 Statementof the Static Inverter DesignProblem
In considering spaceexploration systems, the need for compact, long-life,
highly-reliable dc to ac converters is apparent. Rotating machineryis still relied
on for powerconversion in someapplications. With advancesin solid state elec-
tronics, static inverters exhibit higher efficiency, higher reliability, smaller
size and less weight, than rotory inverters. Their capability for delivering high
powers, extending into the kilowatt range, has beendemonstrated.
A 450volt-ampere static inverter has beendevelopedand is in production. It
is being usedin the Saturn I system. In this inverter, powerconversion is pro-
vided by six identical powerconverter stages which employtransistors as power
switches. Theseswitch sequentially at 400 cps yielding a train of six squarewaves.
Thesimultaneoussummationof these six squarewavesyields a steppedwaveformwhich
approximatesa sinusoid. Lowpass filtering of this step waveformattenuates the
, =L.,_,,_cs _u _Lu = ,,==L D_,,u_u_u_ UUL_UL. The switching sequence of the power
converter stages is controlled by timing signals derived from the output of six
flip-flop circuits interconnected to form a ring counter. The clock pulse control-
ling this timing operation is provided by a crystal controlled oscillator.
Voltage control of the inverter output is provided by a feedback loop which
utilizes a magnetic amplifier as the main control device. In the loop operation
the output voltage is compared to a reference voltage to generate an error signal.
This error signal is applied as a current to the control winding of the magnetic
amplifier. The output of the magnetic amplifier is a pulse-width modulated rectan-
gular wave having a duty cycle proportional to the voltage error. The magnetic
amplifier output signal thus derived serves as the control for modulating the un-
regulated dc input. The modulated dc is filtered and then applied to the power
converter stages.
With this inverter design, the output voltage is regulated within + 1.0
vac rms over the full load range of 0 to 450 va andwith input voltage variations
from 25 to 30 vdc. Harmonicdistortion of the output waveformis held to less than
5%. Theweight of the completeinverter packageis less than 40 poundsand its ef-
ficiency is approximately 70%• Theadequacyof the design concept employedfor
meeting such requirementsare thus well established•
Theproven performanceof this inverter coupledwith the projected need for ac
powersupplies for future spacesystemssuggests that effort would beworthwhile in
improving this design by incorporating available state-of-the-art features. For
example,advancesin solid state techniques have led to the developmentand avail-
ability of highly reliable integrated circuits as possible replacementsfor someof
the conventional circuits. Theseexhibit a competitive advantageover the conven-
tional circuits in both reliability and size. Eventhough cost maytemporarily be
greater, it is not prohibitive. Since the timing section uses digital logic for
which integrated circuits are available this is given first consideration. Integrated
circuits for other portions of the inverter circuitry are not nowavailable but are
being developed.
With the redesign justified other improvementscan be considered. Thesein-
clude the use of improvedconventional componentsand reliability improvement
through redundancy. In the existing design the overcurrent protection is provided
by one-shot fusing. Feedbackcontrol for providing recoverable overcurrent pro-
tection is possible andhas distinct advantages.
There is a trend towardsstandardization of systemcomponentsand modulariza-
tion of systemsto permit maximumuse of off-the-shelf type components. In devel-
oping an improvedversion of the static inverter it is desirable to producean
equipmentthat is in keepingwith this trend. An inverter having a lower power
capability is a moreversatile ac powersupply in the frameworkof this standard-
ization concept. For typical systemfunctional blocks, a powersupply capability
of 250va is near optimum. A compactinverter having this powercapability and
which is highly reliable in all of the manyenvironmentsin which it maybe operated,
maybe useful in manyspacesystemsas a standard off-the-shelf hardwareitem.
The design problemis to develop a reliable general purposestatic inverter
which converts dc powerat 25 to 30 vdc to three-phase, ac, sinusoidal, 400 cps,
I15 vac rmswith a powercapability of 250 va employingthe major design concepts
of the existing 450va static inverter.
• i
B 2.2 Preliminary Design Analyses
To achieve maximum reliability in an equipment, reliability studies should be-
gin with the conception and continue through the development to the final opera-
tional form. Analyses during the early stages are limited in depth, due to the
uncertainties that exist prior to the designation of specific hardware for which
application data is available. However, realistic analyses can be performed during
preliminary design which determine the feasibility of design approaches and which
identify trade-offs among the different designs. Preliminary design considerations
applicable to the inverter are listed as follows:
Comparing rotating conversion equipment to static inversion.
Applying integrated circuits to low-power switching.
Investigating possible redundancy schemes.
Considering different techniques for output waveform synthesis.
Investigating recoverable overcurrent protection.
Comparing series regulation with the add-on method.
Considering the elimination of filtering in the regulator section for
possible weight reduction.
Comparing power switching transistors to silicon-controlled rectifiers.
Checking preferred circuits libraries for improvements in conventional
type circuits.
Reviewing qualified parts lists.
These considerations are aimed at obtaining improved components and techniques
for improving both performance and life. So long as significant improvements can
be introduced in the equipment design, considerations of the type identified above
continue. The major goal of this is to select a complete design that incorporates
all desirable features. For the static inverter the logical conclusion of this
effort is the initial schematic diagram for the complete circuit with sufficient
parts designated to permit construction of a workable breadboard model.
3.0 Design Stage Analyses
The design stage of the equipment development process begins with the drafting
of the initial schematic for the complete circuit and initiation of breadboard
construction. The design stage analysis problem is--given the circuit schematic,
determine the design which will give maximum reliability. The analysis presented
herein is directed toward this aim. Because the prime objective is to investigate
new analytical methods, certain techniques have been carried to greater detail than
normally necessary. This restricts the application of some of the methods.
The particular approach to the analysis is presented in Section 3.1. The
functional analysis in Section 3.2 provides background material for the quantita-
tive analysis in Section 3.3. A summary of results is presented in Section 3.4.
3.1 Analysis Method
A previous contract effort (Contract NASw-334) has provided guidance for a
methodical approach to reliability. This is described in Vol. I, Section 1.3 of
this report. Emphasis is placed on the relation of performance and life to equip-
ment reliability. Any design action intended to increase the liklihood of success
for either should also consider the effect on the other to assure that the net result
is not a decrease in reliability.
Vo]. I identifies and describes techniques for performing such analyses and
considers their interrelationship with other design efforts. The inverter analysis
presented in the following sections illustrates many of these features by employing
selected techniques in resolving specific design problems. The basic approach is
modeling - designating performance attributes in order to characterize the operation
of the equipment and determining cause and effect relationships between these at-
tributes and the factors that influence their behavior. This allows evaluation of
the equipment performance.
In this analysis, the complete inverter package is viewed as an element of a
space system and its interaction with other system components during its operation
is considered. Of major interest is the influence of the system environment
(including the input and load) on inverter life and its ability to perform adequately
and conversely the influence of the inverter on the system environment. Since
missions have not been designated for the inverter, actual environmental profiles
and performance requirements are undefined. Instead, various possible modes of
operation in a space system application were considered with purchase specifications
for an earJier modeJ inverter as a guide.
From this review of operation and performance requirements, attributes were
selected for characterizing the performance for different modes of operation. The
analysis was facilitated by functionally decomposing the inverter into lower level
elements or smaller circuits.
Ana]yses of both life and performance were performed. Life considerations were
limited to a comparison of different circuit configurations. Failure analyses were
used to identify critical modes of component failures, and component stress analyses
were used to compare actual stresses to component ratings.
Major emphasis is on performance. This requires the use of conventional
engineering models; however, considerable effort was devoted to formulating and
using more accurate models than normally employed.
Some of the inverter attributes are directly modeled in terms of attributes of
lower ].eve] elements and the models used to analyze the design. Typical of this
procedure is the analytical model for the output voltage. Some attributes such as
transient characteristics and power dissipation are treated empirically using data
from the breadboard model. Other attributes, for example RF interference, received
less emphasis because of their complexity at this stage of design.
Due to the nature of the circuit, some attributes of lower level circuits are
related to inverter attributes only in a discrete manner. For example, the ON level
of the timing pulses from the timing section are such that within the complete range
of their possible variation there is no effect on the inverter attributes.
Models were used to investigate effects of variations of circuit parameters,
inputs and load. Actual statistical distributions of attributes were not obtained
nor were probability measures of acceptable performance. The major benefit found in
this modeling approach is the information on sources and magnitudes of attribute
variability, on the identification of design improvements, and on gaining added
assurance for acceptable performance.
Of significant benefit to this study was a complete breadboard model of the
circuit. It provided a major source of data as well as serving as a convenient
physical model for gaining familiarity'with the circuit operation.
3.2 Functional Analysis
The static inverter is designed as a regulated ac power supply for general space
system application. Its functional employment as an element of a space system is
illustrated in Figure 1. For normal operation, 28 vdc from the system primary power
supply is converted into 115 vac, three-phase, 400 cps, sinusoidal power for total
loads ranging from 0 to 250 va. Factors which may affect inverter operation include
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(I) variations (both static and transient) of the input dc, (21 load characteristics,
and (3) the environment. In turn, effects of the inverter operation on other system
components include (11 variations in the three-phase output, (2) influence on other
components connected to the input, and (3) contributions to the system environment.
3.2.1 Mission Definition
The inverter is designed as an ac supply for general space system application.
This implies as wide a range of operating conditions as is possible. A tabulation
of possible mission phases for several space system types and probable operating
modes of the inverter is presented in Figure 2. The modes of operation identified
are defined below:
(I) Normal Operation
Input power is supplied per load requirements ranging from 0 to 250 va total or
85 va per phase. The inverter output waveform assumes a form which can be adequately
described by the joint relations
where
eAB(t) = EAB cos(27rft + SAB ) + NAB(t )
eBc(t) = EBC cos(27rft + _BC ) + NBC(t )
ecA(t) = ECA cos(27rft + _CA ) + NCA(t )
A, B, C are designations for the three-phase inverter output terminals,
e is the instanteous output voltage,
E is the peak voltage of the fundamental frequency component of the
output voltage,
f is the fundamental frequency in cps of the output waveform,
is the phase in radians of the fundamental frequency component,
N is the distortion of the output waveform, i.e., the sunlnation of all
voltage at frequencies other than the fundamental, and
t is time in seconds.
(21 Turn-on
Input power is applied with the rate of increase determined by the effects of
transients on the inverter loads. The inverter is designed to withstand a step
change from zero power input to its maximum capability.
(31 Turn-off
Input power is removed instantaneously in all anticipated applications.
(1)
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(4) Transient Response
This defines brief periods during sustained operation when the output departs
from normal in response to disturbances such as input transients and load changes.
(5) Overload
Inverter operation for any load demand greater than 85 va per phase represents
the overload mode. Recoverable protection of the inverter circuit during inadvertent
overload conditions is provided by the overcurrent protection loop. The threshold
for this is nominally at 1.4 amp line current, i.e., 93 va per phase at 115 vac
output.
(6) Load Start
This mode describes transient operating conditions occuring when loads requiring
significant starting periods (on the order of seconds or minutes) are connected to
the inverter output. Short term transients on the order of 0.I see or less are in-
eluded in the transient response mode.
The prelaunch mission phases listed in Figure 2 do not occur in any preselected
order and each may consist of more than one stage of operation throughout the pre-
launch mission. Most important is the inverter operation at launch which is affected
by aging and cumulative stresses throughout the prelaunch period. These include many
tests and exposure to many stress conditions which are impractical to specify.
For considering the combined effects of all prelauneh stresses and the accepta-
bility of the inverter at launch, the following is assumed:
Total prelaunch duration = 6 months
Total prelaunch operating time = 720 hours
Pre]aunch checkout duration = 2 hours
The inverter has not, to date, been assigned any specific flight missions. The
various possible system applications in Figure 2 have similarities; however, environ-
ments may differ widely. The earlier generation 450 va inverter is employed only in
the Saturn I booster for supplying guidance and control equipment for an approximate
five minute flight duration. The present 250 va inverter may find similar application
in the Saturn V booster in which strict environmental control is provided. For
example, the ambient temperature is maintained near constant at 42°C. Since, however,
the inverter may be employed in other systems, the consideration of an extensive
range of environments is necessary.
As a basis for performing quantitative analyses, the following is assumed for
the flight mission:
ii
Launchphaseduration = 15minutes
Orbit phase= 720hours
3.2,2 Interface Characteristics
Characteristics of the outputs, inputs, loads, and environmental factors that
are of interest in the design ana]ysis are identified belowand requirements are
considered to the extent feasible, In the absenceof specific missions, requirements
stated in the specifications for the prior design [Ref. 4] are frequently quoted for
guidance. Additional requirementswere selected from those for a similar system
[Ref. 5] andare assumedto be typical for static inverters, Characteristics for
which no specifications are given are also discussed.
Most of the requirements are imposedon the inverter by the systemor by other
systemcomponents(primary d¢ supply and loads). Examplesare output voltage regu-
lation and input voltage requirements,
3.2.2.1 Output
Theonly output of the inverter is the three-phase ac electrical power.
Characteristics of interest for the various operating modeswhich were defined in
the previous section are given below.
Normal Operation Mode
(a) Load voltages: VAB , VBC, VCA
VAB = Rms[eAB(t)]; VBC = Rms[eAB(t)] ; VCA = Rms[ecA(t) ]
(i)
(2)
Nominal: VAB = VBC : VCA : 115 vac
Requirements: stated below in terms of average three-phase voltage and
voltage imbalance,
(b) Average three-phase voltage: V
1
V : _ [VAB + VBC + VCA ] (31
Nominal: V : 115 vac
Requirements: + 1.0 vac [Ref. 4]
The inverter allows manual adjustment of V over a minimum range of
110 to 120 vac. This adjustment is made at one half the rated current
and 28 vdc input to 115 + 0,5 vac, Allowable variations from the preset
value over the full range of load and environments are + 1.0 vac, The
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breadboardcircuitry exhibits an actual adjustment resolution of less
than 0.1 vac.
(c) Phasebalancevoltages: _VA,_VB, _VC
AVA = VCA- VAB;AVB = VAB- VBA;_VC = VBC- VCA (4)
Nominal: _VA = _VB = _VC = 0
Requirements: + 1.5 vac [Ref. 4]
(d) Fundamentalfrequency: f
Nomina): f = 400 cps.
Requirements: + 0.012 cps. [Ref. 4]
(e) Phasedifferences: _¢A' _B' _¢C
_A = _AB - ¢CA' _B = _BC - _AB' _¢C = _CA - _BC (5)
Nomina): A_A = A_B = A¢C = 120 deg.
Requirements: + 2.0 deg. [Ref. 5]
(f) Output distortion: DAB , DBC , DCA
Relative distortion of a waveform which is ideally sinusoidal is
normally defined as the ratio of the rms voltage of the waveform content
at all frequencies other than the desired frequency to the rms voltage
of the desired sinusoidal frequency component. Since the distortion of
the inverter output consists primarily of harmonics of the fundamental
component, the relative distortion is defined by
/N 2
VnZ=2EAB (n)
DAB = (6)
EAB (I)
where EAB(n ) is the amplitude of the component at frequency n × 400 cps
and N is the total number of components included. Similar definitions
also apply to DBC and DCA.
Nominal: ).7%
This value was computed from the ideal stepped waveform and nominal
output filter characteristics. [Appendix, Ref. I]
Requirements: Less than 5% [Ref. 4]
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(g) Output volt-amperes: (VA)AB, (VA)Bc, (VA)c A
(VA)A B = load voltage X load current for phase AB.
Similar definitions apply to phases BC and CA.
Requirements: 0 to 250 va total for the three phases [Ref. 4]; 0 to 85 va
per phas e implied.
This is the design rating and, as an exception to earlier require-
ments, represents a requirement imposed by the inverter on the load.
(See Section 3.2.2.3 for load description).
(3)
(h) Conducted RFI
Requirements: Defined by MIL 6181-D [Ref. 6] or by an equivalent NASA
spec [Ref. 7].
(2) Turn-on Mode
(a) Voltage overshoot: AV.
i
_V. = Maximum excursion of either phase voltage beyond the steady-state
i
value.
Typical requirement: less than 15% of steady-state voltage [Ref. 5]
(b) Turn-on time: t.
i
ti = time required for all three phase voltages to settle within + 1%
of the steady-state value.
Typical requirement: Less than I00 msec. [Ref. 5]
Turn-off Mode
This mode is rarely of interest in application. The major characteristic is
turn-off time tf where
tf = time required for all three phases to decay to less than 5 vac.
Requirement: Not investigated.
(4) Transient Response
Characteristics of the output during deviations from normal operation are
identified below.
(a) Transient amplitude: AVtr
AVtr = maximum voltage deviation of any phase during a transient.
Typical requirement: + 5% of steady-state value [Ref. 5]
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(b) Transient time: ttr
t = time required for all voltages to return to within + 0.I v. of thetr
steady-state value after a transient.
Typical requirement: Less than I00 msec. [Ref. 5]
(5) Overload Mode
Recoverable overload protection is provided by the overcurrent protection loop.
The characteristics of interest are presented below.
(a) Threshold current: I
P
I = minimum value of either output line current that causes the over-
P
current protection loop to cor_nence operation.
Nominal: 1.4 amps.
Assumed requirements: + 0.I amp.
(b) Overload current: IOL
IOL = maximum value of either line current during any overload condition.
Assumed requirement: less than 2 amp.
This allows for operation when the line current demanded is greater
than the rated current, but not so as to cause complete shut-down of the
inverter operation.
(c) Shut-down time: t
d
t d = time required for all output line currents to reach their steady-
state overload value when the load demands complete shut-down.
Assumed requirements: I00 msec.
The steady-state operation when the load demands shut-down is a
limit cycle operation and IOL represents the current as measured by an
rms current meter.
(d) Recovery time: t
r
t = time required for all output line currents to reach a steady-state
r
value after an overload condition is removed.
Typical requirement: I00 msec. [Ref. 5]
(6) Load Start Mode
Characteristics of interest following application of loads to the inverter are
listed below. The effects of short term transients due to sudden application of
load are considered under the transient response mode in (4).
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(a) Output volt-amperes
Assumedrequirements: 280 va maximumfor the total of the three phases;
93 va maximumper phase
Theserequirementsare the maximumavailable output va which is ob-
tained at the output current level required to activate the overcurrent
protection loop. During load starting conditions the inverter must be
protected against excessive load demands. (See Section 3.2.2.3).
(b) Average three-phase output voltage: V
Requirements: Undefined
If load starting conditions exceed the 250 va capability of the
inverter, loss of voltage regulation may result.
3.2.2.2 Input
The unregulated dc is the only functional input to the inverter. During the
prelaunch phases, power is supplied by controlled dc rectifier supplies and during
flight phases, by storage batteries. The discussion below applies to both type
supplies unless otherwise noted.
(i) Normal Operation
Characteristics of the input for normal steady-state operation are defined
below.
(a) dc voltage: Vin
Nominal: 28 vdc
Requirements: 25 to 30 vdc [Ref 4]
These requirements are imposed by the application for postlaunch
operation. Decreasing supply voltages are anticipated due to current
drain on the batteries.
(b) Voltage ripple
Requirements: Undefined
This represents quasi-steady state ac ripple components of the input
voltage not normally governed by the RFI specification and usually gener-
ated within the power sources. Here, it represents the voltage ripple in
the source circuit under open circuit conditions. No voltage ripple will
result directly from storage battery sources during flight; however, other
system elements commonly supplied by the source can induce voltage ripple.
This is expected to be small. Voltage ripple from rectifier sources
during prelaunch checkout is possible but the amplitude is unknown. The
voltage ripple will most likely occur at fixed small amplitudes with the
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I amplitude changing in small steps as loads are switched on and off the
primary dc bus. Due to the large amount of filtering on the inverter in-
put the effect of voltage ripple on inverter performance will be minimal.
(c) Input current: I.in
Requirements: Not to exceed 20 amp. at rated load of 250 va [Ref. 4].
The primary contributions to I. are the inverter output load demand,
in
and the inverter internal losses.
(d) Current ripple:
Requirements: Undefined
This refers to the fluctuation in input current caused by the current
modulation in the inverter primary voltage regulator. The major factor of
interest is the effect of the input current modulation on the source and
the other system elements connected to the source. The 9.6 kc voltage
ripple is induced at the source terminals and RFI is radiated from the
main power bus connecting the source to the inverter.
(2) Turn-on
No requirements are defined for input characteristics at turn-on; however,
impedance of the source circuit will effect the current transients as seen by other
loads connected to the primary dc bus.
(3) Turn-off
No requirements are defined. Input current may be of interest with regard to
switch arcing or the induced transients on other loads connected to the primary dc
bus.
(4) Transient Response
With the inverter in steady-state operation disturbances on the input disturb
the voltage regulation loop. The most likely input disturbances will be spurious
short-duration transients and step changes in load due to switching other loads on
and off the primary dc bus. Characteristics of interest are listed below.
(a) Initial voltage
Same requirements as for normal operation.
(b) Voltage step magnitude
Requirements: Undefined
Step changes in input voltage of any magnitude are possible, subject
to the constraint that the final voltage is within the requirements of
25 to 30 vdc stated for normal operation.
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(c) Spurious transients
Typical requirements:
Theinverter shall be capable of withstanding, without damage,input
transients as high as 80 v for 0.i sec. [Ref. 5]. The inverter input
filter will attenuate spurious transients thus reducing their effect on
the voltage regulation loop.
(5) Overload
The current requirements stated under (i) for normal operation are adequate for
this mode.
(6) Load Start
The current requirements stated under (I) for normal operation are adequate
for this mode.
3.2.2.3 Loads
The inverter is designed for maximum efficiency when supplying a balanced three-
phase load having a delta equivalent of 160_ per phase with voltage leading load
current by 45 deg. Since specific mission assignments have not been made, actual
load characteristics are undefined. Loads, in general, can consist of both linear
and nonlinear components and may be either single, dual or three-phase. All loads
will be designed or modified for compatibility with the nominal 115 vac output
voltage. The design requirements stated for other inverter output characteristics
will be adequate for most loads encountered.
For inverter design considerations the load is initially assumed, for all modes
of inverter operation, to be adequately represented by linear components of resist-
ance, inductance and capacitance in a delta configuration such that the three-phase
impedances are described by
= NAB+ J XAB;
or equivalently
zBC = _C + J_XBc; zCA = RCA + J_XcA (7)
JSCAJSAB JSBC = I le (8)
ZAB = IZAB le ; zBC = IzBC le ; zCA zCA
Non-linear loads are considered in detail as they are specifically identified.
The major ]oad characteristics are considered for their effect on the inverter
design as described below for the different modes.
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(I) Normal Operation
(a) Load level
Requirements: Each phase impedance greater than 160 ohms.
This requirement is set by the designed volt-ampere capability of
0 to 250 va total or 85 va per phase.
(b) Power factor
Requirements: Undefined
The basis for requirements on load reactive angles is the inverter
efficiency as determined by the magnitude of reactive currents in the
main power converter stages at full load.
(c) Load unbalance
Requirements: Undefined
Load unbalance can cause output voltage and phase imbalance but has
no significant effect on the ability of the inverter to deliver its rated
power. Voltage and phase imbalance requirements stated in Section 3.2.2.1
apply.
(2) Turn-on
The inverter is capable of starting under all load conditions defined for
normal operation.
(3) Turn-off
No consideration is necessary.
(4) Transient Response
Instantaneous changes in load can disturb the inverter voltage regulation
loop. Load characteristics of interest are listed below.
(a) Initial load level
Same requirements as for normal operation.
(b) Load change
Requirements: Undefined
From the initial load level, step changes of any magnitude are con-
sidered possible so long as the overcurrent protection threshold level of
85 va per phase is not exceeded.
(5) Overload
The inverter is designed to protect against all overload conditions including
shorts of the output terminals. Requirements on the load for this mode are not
necessary.
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(6) Load Start
The major load characteristics of interest are the duration of temporary over-
load conditions during turn-on, i.e., the time required for the load to reach steady-
state conditions. Requirements are currently undefined. If starting conditions do
not create a temporary overload, requirements are not necessary.
3.2.2.4 Environmental Factors
The extent to which environmental factors are considered during design, and
especially during circuit design, is limited by their complexity. Some environmental
effects have negligible influence on the functional circuit operation. Others are
rendered insignificant by the shielding effect of the system structure or the circuit
housing. There are some, however, which are of major concern.
The thermal environment is one of the major influences on both life and
performance. Nuclear and cosmic radiation could be important if missions require
exposure to high intensities. Mechanical effects such as vibration and acceleration
may cause damage or failure.
Several environmental factors important to the inverter are discussed below.
Most of the requirements represent environmental test conditions given in the in-
verter specification [Ref 4]. For brevity and because of sparse information on
actual mission environments, these are assumed the same for all modes of operations.
(I) Thermal Environment
These requirements are assumed to include all mission phases and all modes of
operation requirements:
(a) Ambient temperature: -25 to +i00 deg. C [Ref. 4]
(b) Thermal shock: -25 to +125 deg. C [Ref. 4]
The reason for the difference in the upper limits is unknown since,
in thermal shock tests, the ambient temperature remains at the upper limit
sufficiently long (2 hours) for the inverter operation to stabilize. It
is assumed that the -25 to +125 deg C requirement applies to the mission.
The above requirements are assumed to adequately account for all heat
transfer mechanisms, convection, conduction and radiation between the
equipment and other parts of the system. The limit is set by the maximum
operating temperature of the circuit components. The controlling factor
on maximum temperature is the junction temperature of the semiconductor
devices. The +125 deg C will result in internal '_ot spots" of several
degrees higher; a maximum hot spot temperature of +135 deg C is considered
acceptable.
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The inverter supplies heat to thermal environmentsof other system
componentsthrough convection, conduction and radiation. The minimumef-
ficiency requirement of 70%for operation at full load allows a maximum
dissipation of 110 watts.
(2) Radiation
Requirements: Undefined
The radiation environment is significant only if the inverter is to be
used in high radiation flux fields such as the Van Allen belt or in systems
employing nuclear power components. Primary characteristics of concern are
the types of radiation (gamma, proton, electron, etc.), intensity, and
energy levels.
(3) Radiated RF
Requirements: MIL 6181-D [Ref. 6]
The effects of radiated RF interference on the inverter is influenced
by the shielding effectiveness of the mechanical package.
(4) Pressure
Requirements: 760 mm Hg (sea level) to 0.17 nmn Hg (200,000 ft.) [Ref. 4]
Pressure effects include electrical arcing and less efficient heat
transfer. Capability is provided for hermetically sealing the inverter
package; however, the necessity depends on whether the system provides a
controlled environment. The above requirements represent test conditions
for simulating launch phase conditions.
(5) Vibration
Requirements: 20 S rms for 5 minutes [Ref. 43
The above requirement represents test conditions to simulate the
anticipated vibration profile for the launch phase. Anticipated vibration
profiles for other phases is less severe.
(6) Acceleration
Requirements: I0 g for 6 minutes in each direction along the three mutually
perpendicular axes [Ref. 4]
These test conditions simulate the acceleration profile for the launch
phase.
(7) Shock
Requirements: Maximum shocks of 50 g for 6 to ii ms. duration [Ref. 4]
This test condition is assumed to adequately represent the extreme
shock conditions for all phases.
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3.2.3 Reliability Considerations for the Inverter Design
Fromthe review of operating modes,missions and interface characteristics for
the complete inverter, specific reliability considerations are identified. A summary
of performance attributes selected to characterize the inverter operation for all
modes is presented in Table I. For use in modeling the attributes (as described in
Section 3.1) the factors that influence attribute behavior are also listed. The re-
quirements stated in Section 3.2.2 are employed for adjusting acceptability of
operation. However, failure to meet the stated requirements under all conditions
will not automatically cause rejection; rather the observed variations zoupled with
detailed knowledge of circuit operation will provide bases for engineering judgment
on performance acceptability.
Four reliability analysis tasks have been performed for the inverter:
(i) component failure modes and effects analysis, (2) performance variation analysis,
(3) component stress analysis, and (4) reliability prediction. Their contributions
to inverter reliability assurance are described in separate discussions below.
(i) Failure Modes and Effects Analyses
A failure modes and effects analysis considers different modes of operation of
components and the effect each has on equipment operation. Failure of a specific
component in a particular mode may either result in no significant effect on the
equipment, cause degraded performance, or result in complete failure of the system;
thus critical modes of failure can be identified, citing the possible need for
corrective action.
A failure modes and effects analysis employing three-state logic for components,
i.e., normal operation, failed open, and failed short is performed in Section 3.3.1.2
for the inverter circuit. This illustrates the procedures and utility of this type
of analysis. For the inverter, it was abbreviated to considering failure modes of
components individually and assessing their effects with simple analyses or with
engineering judgment. More extensive approaches are possible. Experience has indi-
cated that failure modes and effects analyses are invaluable as suidance in identifying
the modes of equipment behavior to be analyzed in other efforts. It is now recognized
that in a comprehensive effort the failure modes and effects analysis should be in-
itiated prior to other efforts.
(2) Performance Variation Analyses
Performance variation analyses consider the continuous variation in the per-
formance attributes for various equipment operating modes. For the six modes of
operation (normal operation, turn-on, transient response, etc.) identified in
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TABLE I
Summary of Inverter Performance Attributes
and Influencing Factors for Operating Modes
Mode
Normal
operation
Performance Attribute
Output frequency
Average three-phase output
voltage
Output voltage imbalance
Output phase imbalance
Output distortion
Input current modulation
Power dissipation
RF interference
Influencing Factors
(Exclusive of Environments)
Maximum output voltage devi-
ation during a transient
Input voltage
Input voltage ripple
Load level
Load power factor
Load imbalance
Conducted RFI
Turn-on Output voltage overshoot Input voltage
Turn-on time Load
Turn-off Turn-off time Load
Transient
response
Input voltage
Input transients
Transient time
Overload
Load start
Threshold current
Overload current
Shut-down time
Recovery time
Load level
Load changes
Load
Input voltage
Average three-phase output
voltage
Load
Input voltage
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Section 3.2.1, performanceattributes were identified for eachwith emphasison those
related to the normaloperating and to the transient responsemodes. Thequantitative
treatment of the inverter attributes is given in Section 3.3.1.4. Specific attri-
butes designated for lower level elementsare treated in other appropriate parts of
Section 3.
Other modesof inverter behavior resulting from failed componentsare recog-
nized and performancevariation analysesare of interest for someof these. Typically,
the fai]ure of oneof the six identical timing channel circuits can lead to degraded
(but possibJy not totally unacceptable)operation. This modeis also considered in
Section 3.3.1.4. A morecomprehensiveanalysis could include more of these.
The techniques employed conform to the modeling approach, either analytical or
empirical, as described in Section 3.1. Circuit analyses form the basis for analy-
tical models and the breadboard circuit for empirical models.
The NET-I network analysis program was employed for analysis of one circuit,
the clock pulse amplifier, primarily to determine its potential benefit for analyses
of this type. The transient response of the circuit was obtained for a full switching
cycle and served to verify that switching transients for all circuits of the inverter
were insignificant at the relatively low switching frequencies involved. The use of
the program for performing steady-state analyses was also investigated, but because
of inconvenience it was not employed extensively. The utility of such programs
(NET-l, ECAP, etc.) is limited by the cost, data inputs, and the many simplifying
assumptions required for their implementation; however, when used with discretion
they can be a definite asset in performance variation analyses.
(3) Component Stress Anal_ses
Component stress analyses are presented in Section 3.3.1.3. These conform
primarily to the stress vs. strength concept whereby the major stresses or each
component are computed and compared to its strength (or rated conditions in this case).
This was used to investigate and illustrate the procedures and was abbreviated to the
extent of employing simple models for performing worst-case type computations of
electrical stress conditions and making liberal use of assumptions in the absence
of data. More extensive analyses are frequently performed but require more sophis-
ticated models. One example is the use of network analysis programs for computing
stresses for each component. Sophistication in thermal analyses is being employed,
now, to compute realistic thermal stresses. Computed stresses are used in reliability
prediction calculations, for refining failure rate estimates, and for relating com-
ponent variability to stress conditions in performance variation analyses.
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(4) Reliability Prediction
Conventional reliability predictions are performed in Section 3.3.1.1 using
the following assumptions:
(a) failures of components are independent,
(b) components have constant hazard functions,
(c) the environment is constant,
(d) failure of a component represents failure in any mode, i.e., two-state models
only are employed,
(e) failure of a component results in circuit failure unless protected by
redundancy.
Because of these assumptions, the result is not representative of the actual
probability of successful operation of the inverter. The prediction is used solely
for comparing different circuit configurations.
In Vol. I of this report, limitations on the utility of this type of analysis
are recognized. The over-simplified models employed assume the equipment to be
either "alive" or "dead" which excludes drift or performance variation. Some failure
rates include "out-of-tolerence" events as failures to account for drift or perform-
ance degradation effects; however, this practice is not standard and distinction is
rarely provided for identifying such parts. The results of predictions, when con-
sidered with results from other efforts are beneficial.
3.2.4 Functional Breakdown for Analysis
The analysis in the following section is facilitated by subdividing the inverter
into functional parts. The total breakdown of the complete inverter package into
lower _=v=_1 elements do_T-.......eo individual circuit components is sunmmrized in Table II
with a numerical designation assigned to each element. With minimal exception, the
breakdown is along hardware lines with elements designated at different levels of
of complexity for performing analyses. The designations containing M denote elements
which were modified during the analysis.
Functional diagrams of the inverter circuit showing the interrelationship of
the various elements was presented in a previous report [Ref. I]. A revised
functional diagram containing all modified elements is presented in Figure 3. The
analyses consider both versions of modified elements; however, the single diagram
in Figure 3 is adequate for referring to functional operation.
All elements from the complete inverter circuit level (element 6) down to the
small circuit level (element 21 - 64) are identified in Figure 3 with the exception
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Element No.
1
2
3
4,5
6
7
8 - i0
ii
12
13 - 15
16
17
18
19
2O
21
21M- 1
21M-2
22
22M
23
23M
24
25
TABLE II
Equipment Functional Breakdown
Designation
System Components
Static Inverter (Complete Package)
System Primary Power Supply
Inverter Load
(Not Used)
Major Inverter Parts
Inverter Circuitry
Inverter Housing
(Not Used)
Circuit Sections
Timing Section
Control and Conversion Section
(Not Used)
Major Circuits
Timing Generator A
Timing Generator B
Voltage Regulation Loop
Overcurrent Protection Loop
(Not Used)
Small Circuits
Six-volt dc Regulated Supply (Original Version)
Six-volt dc Regulated Supply A (Modified Version)
Six-volt dc Regulated Supply B (Modified Version)
Electronic Switch A (Original Version)
Electronic Switch A (Modified Version)
Electronic Switch B (Original Version)
Electronic Switch B (Modified Version)
Primary Oscillator A
Primary Oscillator B
Location
System
System
System
I
I
6
6
ii
ii
12
12
ii
Ii, 16
ii, 17
ii, 16
ii, 16
ii, 17
ii, 17
ii, 16
ii, 17
26
TABLEII (continued)
Element No.
26
27
28
29
30
31
32, 33
32M, 33M
34 - 45
34M - 45M
46 - 51
46M - 5 IM
52 - 57
58
59
6O
61
62
6ZM
63
64
Designation
Small Circuits (continued)
Frequency Countdown Circuit A
Frequency Countdown Circuit B
Clock Pulse Amplifier A
Clock Pulse Amplifier B
Pulse Sequence Generator A
Pulse Sequence Generator B
Coupling Circuits i and 2 (Original Version)
Coupling Circuits i and 2 (Modified Version)
Coupling Circuits 3 - 14 (Original Version)
Coupling Circuits 3 - 14 (Modified Version)
Timing Pulse Amplifier i - 6 (Original Version)
Timing Pulse Amplifier i - 6 (Modified Version)
Power Converters I - 6
Output Circuit
Voltage Error Detection Circuit
Overcurrent Detection Circuit
20-Volt dc Regulated Supply
Magnetic Amplifier Driver Circuit (Original Version)
Magnetic Amplifier Driver Circuit (Modified Version)
Magnetic Amplifier
Primary Voltage Regulator
Circuit Parts
The next level of breakdown is in terms of individual
components. A complete parts list is presented in
Appendix F.
Location
ii, 16
Ii, 17
II, 16
Ii, 17
Ii, 16
II, 17
ii
ii
ii
II
ii
ii
12, 18, 19
12, 18, 19
12, 18
12, 19
12
12
12
12, 18, 19
12, 18, 19
27
TimingGeneratorA ( Element 16)
I
, L
l
I (24)
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I
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ply
96.8kc (26) 4.8kc
Frequency
Countdown
A
!
(32M)
Coupling
Circuit
(28)
Clock
Pulse
Amplifier
14.8kc
;Clock
Pulse
(33M)
Coupling
Circuit
_L__
_-2)
6 rdc
Re8 [ated
Supply
4.8kc
Mag. Amp.
Excitation
(To Element 62)
I
I (25) (27) (29)
Primary Frequency Clock
I Oscillator t Countdown _ Pulse
I B B Amplifier
[
: I t I
Timing Generator B (Element 17)
Unregulated dc <28-30 vdc)
400 cps
] Timing
I Signals
I
' (2)
(g)
[
Q
- Q
Timing Section
_lement II) _--
Coupling
Circuits Timing
Pulse Power
plifiers Converters
I
T 1
(5 M)
Control and Conversion Section
(Element 12)
(58)
Voltage
Error
Signal
(56)
T
O
U
T
P
U
T
Over-current
Protection
Signal
C
I
R
C
U
I
T
(60) I
Over
Current
Detection
Circuit
Control
Signal
Current Level
Signals
'!'T __*°_e__,, [
Three-
phase
Output
(59)
Voltage
Error
Detection
Circuit
Magnetic _-_
Ampllfier_
4.8 kc _g. Amp.
Excitation
(Fr_ elements 32M
a_d._<_33M)
,ll
(62) ]
Magnetic
Amplifier
Driver
Circuit
7'
(64)
Primary
Voltage
Regulator
20 vdc. Reg.
(61)
20-vdc
Regulated
Supply
Figure 3. Functional Diagram of the Static Inverter
of element 18, the voltage regulation loop, and element 19, the overcurrent pro-
tection loop. Theseare introduced later as special functional elementsfor per-
forming specific analyses.
3.3 Quantitative Analyses
Thequantitative analyses for the circuit design stage are presented in this
section starting with the inverter circuitry and following the functional pattern
presented in the previous section.
Whenanalysesare of the type conventionally performedin design, emphasisis
on results. Conversely,whenthe analyses extend beyondconventional types, more
detail is presented.
3.3.1 Analyses for the CompleteCircuit (Element6)
Four major areas of analysis for the inverter were identified in Section 3.2.3.
Of these, re]iabi)ity prediction, failure modesand effects analyses, and component
stress analyses on individual componentbehavior are best carried out irrespective
of the intermediate levels of circuit breakdown. Theseare discussed in the
following paragraphs.
3.3.1.1 Reliability Prediction
This analysis considers simple computationsof successprobabilities for the
inverter circuit assumingexponential life distributions for componentsfor comparing
different circuit configurations. Theassumptionsinherent in this analysis are
listed in Section 3.2.3, andbecauseof these, the results do not adequately represent
the predicted reliability of the inverter.
Reliability prediction calculations require specifying a mission, and for the
analysis performedan assumedmission is defined as follows:
Stage I (all prelaunch operating phases)- 720 hrs.
Stage 2 (launch) 15 min.
Stage 3 (orbit) - 720 hrs.
The three configurations of the circuit consideredin the analysis are described
below and the basic logic diagramsfor eachare presented in Figure 4.
(I) Original Version (with redundancy)
The two timing generator circuits operate in standby redundancy as controlled
by the electronic switches. The six-volt regulated supply has internal standby
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redundancy(described in Section 3.3.4.1). Active redundancyformedby diode quadsis
provided in the coupling circuits (elements34 - 51 only) (described in Section
3.3.4.7).
(2) Ori$inal Version (without redundancy)
All redundancy in the circuit is eliminated. This eliminates the electronic
switches and the coupling circuits. The six-volt regulated supply is simplified to
a circuit equivalent to the modified version in Section 3.3.4.1.
(3) Modified Version (with redundancy)
All modified elements are employed including the resistive coupling recommended
[Ref. 3] over the diode coupling. The logic configuration is revised to include
simpler six-volt regulated supplies in the separate redundant paths with the timing
generators. The modified electronic switches switch the unregulated dc input instead
of the regulated 6 vdc as in the original version.
Computations are described in Vol. I, Section 4.2.1.2. For specifying part
application factors, 30°C for ambient temperature and 50% of rated stress were
assumed. No allowance was made for the failures due to poor workmanship during
assembly.
Results are presented in Table III for the three circuit configurations. To
formulate the event probabilities, let S. represent the event of success (no failure)
J
for stage j. P(S1) thus represents the probability of no failure through stage I.
The probability of no failure through stage 2 is
and through stage 3,
P(S2SI) = P(S21S I) P(SI), (9)
P(S3SzS I) = P(S3S21S I) P(S I) (I0)
= P(S31S2SI) P(S21S I) P(SI).
Each conditional event probability tabulated thus represents the probability
that the inverter is operating successfully at the end of a particular stage given
that it was operating successfully at the start of the period of interest.
The probability, P(S3S21SI) , is the most important result. It states the
probability of mission success given that the system was operating successfully
at launch and is analogous to the reliability for the flight phases only. From
equation (I0)
P(S3S21S 1) = P(S31S2S1) P(S2ISl), (II)
31
TABLEIII
Summaryof Reliability Prediction Calculations
Stage
3
2 and 3
Event*
Probability
P(S])
P(S 2 S I)
t
P(S 3 $2S I)
P(S3S 2 S I)
Predicted Success Probability
Original Version
(With Redundancy)
0.999988
0.9965
0.9900
0.9865
Original Version
(Without Redundancy)
0.999987
0.9963
0.9894
0.9857
Modified Version
(With Some Redundancy)
0.999987
0.9964
0.9897
0.9861
* S. = event of success for stage j
]
i.e., the product of the individual probabilities computed for stages 2 and 3.
Differences among the probabilities for the three circuit configurations appear
only in the fourth significant figure, which is insufficient to allow any firm
conclusions. Slight improvement in the original version is indicated with the use
of redundancy, but from the calculations it is obvious that the improvement in the
logic provided by redundancy is offset by the additional parts required for the
electronic switches and coupling circuits. Later sections support the use of re-
dundancy in the timing generators on the basis of uncertainties in the performance
of the integrated circuits. Because of components sizes, there is little change
in overall weight or volume.
Consideration of the efficiency of the slx-volt regulated supply and the failure
modes of components in both the six-volt regulated supply and the coupling circuits
led to the modified version as a candidate configuration. The predicted success
probability for the flight stages reflects a small decrease from that of the original
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version. However,as discussedbelow, both performanceand failure probabilities
definitely favor use of the modified configuration. The changein calculated
successprobability due to the six-volt regulated supply modification is insignif-
icant, affecting at most the sixth significant figure. In the electronic switch
modification, similar parts having the samefailure rates were used and thus did not
affect the resu]ts. A major changeresu]ted from modifications in elements32 - 51
and 62 in the redesign of the coupling circuits. An investigation wasperformedand
reported [Ref 3] and it wasshownin that report that the use of two-state logic
(successand failure) for componentsled to erroneousresults. A more thorough
study of componentfailure modesand effects and circuit performanceresulted in
the selection of the modified version as the preferred configuration.
The trends in the abovecomparisonsare reflected in the computedprobabilities
for the individual stages. As shownin the analysis in Vol. I, the probabilities are
influenced by the environmental factors which characterize the particular stage and
are used to adjust the expectednumberof failures. For example,environmental
factors of 900 and 0.9 were used for stages2 and 3 respectively. Even thoughthe
duration of stage 2 is only about 1/3000that of stage 3, the expectednumberof
failures is about 1/3.
Becauseof the ability to repair and maintain the inverter during prelaunch
phases, a preferred measureof successis the expected number of failures. Using
an environmental factor of 0.001, the computed values were 12.5, 13.2, and 12.9
failures per 106 hours for the three configurations in the order presented, or about
0.0] failures on the average for the total 720 hours of operation. This figure is
probably low but is due to the environmental factor used which is commonly employed in
practice. An average of one failure per the 720 hr. duration is a more reasonable
estimate.
The sma]] differences in predicted success probabilities, the assumptions re-
quired, and the precision of the data preclude their use in determining the preferred
circuit configuration. Neither do the results adequately represent the reliability
of the circuit. This illustrates the limitations of this procedure. It does provide
a more detailed understanding of functional operation and when the results are
combined with other major design efforts, contributes to reliability assurance.
3.3.].2 Failure Modes and Effects Analysis
Failure modes and effects analysis considers the different modes of failure
of components and their effect on equipment operation. A major benefit is the
identification of critical modes that cause complete failure of the equipment and
33
marginal modesthat result in degradedoperation. This, in turn, identifies cor-
rective actions for improving the design. An additional benefit is the identification
of failure events to include in reliability prediction calculations.
This analysis is not comprehensive;however, it adequately illustrates the
technique and provides informative results about the inverter design. Component
failures (and their modes)are considered independently, while all other components
are assumedto be operating normally. Thus, if a particular componentfailure mode
is eliminated by redundancy,the modeis not critical and the joint occurrenceof
the failure modesof redundantcomponentsis not included. (An exception is where
combinationsof failure modesfor redundant diodeswas considered for comparing
circuit configurations [Ref. 3].)
A summaryof the failure modesof all circuit componentsand their effects on
circuit operation is presented in AppendixC. The componentfailure modesconsidered
are "open" and "short". Effects are identified for the immediatecircuitry and for
the overall inverter operation. Manyeffects are obvious; someare supportedby
analysis and discussion in later sections; other are selected on the basis of sub-
jective criteria. Recommendationsfor corrective actions, whenconsidered, are
presented in later sections.
Themajor criteria used in identifying failure modesand effects are as follows:
(i) Ott_
For two terminal devices "open" implies either the device itself or its
connecting leads open circuit. This also applies to the three terminal pairs for
transistors and potentiometers. For other devices such as transformers and flip-
flops having more than three terminals, "open" implies loss of connection or open
circuit for the particular lead considered. This reflects the effects of extreme
changes in device characteristics that tend to make it appear as an open circuit,
as for example a diode forward drop becoming very large.
(2) Short
For two terminal devices and terminal pairs for transistors, "short" implies a
shunt either within or around the device. For other devices such as transformers and
flip-flops, "short" implies a shunt around the device between the specific pairs of
terminals considered. This mode also reflects the extreme changes in device
characteristics, as for example a diode forward drop becoming very small for large
currents.
(3) Failure
Failure is assumed to occur if the circuit or inverter fails to perform a func-
tion of any utility. For example, failure of the inverter to conform to its speci-
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fications doesnot necessarily imply a failure since the output, even though de-
graded, may still be useful for some applications. In certain cases, failure is
designated conditional when it depends on the normal state of other components, as
for example whether a particular switching transistor is ON or OFF. For some situa-
tions failure is delayed when an overstressed condition on one component caused by
failure of another component requires a significant time before failure occurs.
Some failures are indicated as possible failures when the effects depend on ac-
companying effects on other components, for example, whether a transistor collector-
to emitter fails in a shorted or open mode.
(4) Degraded Performance
This identifies operation that has some functional utility but is not normal,
as for example, degradation of voltage regulation.
(5) Degraded Output
This identifies a specific type of degraded performance for the entire inverter
wherein the output does not conform to specifications. It may still be useful for
some application.
(6) Sustained Operation
This represents the condition when the functional operation continues without
significant departure from nominal operation.
3.3.].3 Component Stress Analyses
Stress analyses in which the ratings of every component are compared with the
actual stress conditions are essential to a reliability analysis of an equipment.
The static inverter components have been analyzed for stresses and the results of
these analyses are summarized in tabular form in Appendix E. Only electrical
stresses, i.e., power dissipations, voltages and currents, are considered. Radiation
and mechanical stresses that are likely to be encountered, for example, are unknown
and component capabilities with respect to these stresses are not specified. The
thermal environment is accounted for by derating each component in accordance with
manufacturer_ instructions such that its specified ratings are known at the extreme
limits of the environment.
Reference 2 includes analyses similar to the stress analyses presented herein.
The results of the analyses presented in this report are more accurate principally
because more and better component data were available. The improved data includes
both manufacturer specifications and screening specifications used by the cognizant
design group to assure certain parameter value limits. These data provided for
improved end-limit or worst-case parameter estimates, and for improved estimates of
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componentratings at other than nominal conditions. In Reference2, nominal or
measuredcomponentparameterswere frequently used becauseof insufficient component
characteristic data. Worst-caseestimates of transistor powerdissipations are cal-
culated from available data in preference to the rule-of-thumb estimates used in
Reference 2. In general, improved component data, system specifications, more in-
formed assumptions and increased precision in calculations have provided for more
accuracy in these later analyses.
Liberal use is made of "is less than" and "is greater than" stagements in the
stress analysis tables of Appendix E. If it can be quickly ascertained that a re-
sistor, for example, is rated at 3.5 watts at 150°C, since the maximum temperature
of interest here is 125°C, Table E-I in Appendix E may state only that the 125°C
power dissipation rating "is greater than" (>) 3.4 watts. Also, if it can be quickly
ascertained that the maximum required power dissipation of the resistor "is less than"
(<) 0.35 watts, for example, this statement is also entered into the table since more
precise estimates are of negligible interest.
No reference is made in Appendix E to stress analyses for transformers, in-
ductors or the magnetic amplifier. For all of these, it has been ascertained that
the maximum current densities in the windings are satisfactory. It has alsobeen
ascertained both by computation and experimental observations that the transformer
cores will not saturate. For the inductors, it has been ascertained that the cores
have adequate volt-second capacities and that they operate in an approximately
linear region. It was reported that L5 had been observed to "bottom", i.e., operate
in the lower half of its B-H characteristics, with zero external load, but the
resulting transients were small [Ref. 2]. For this particular application, it is
desirable that L5 operate only in the upper half of its B-H characteristics. In
order for H to become negative, current must flow through L5 in the direction of
QI9-Q21, R71 and CRIbl and high transient voltages could result.
Estimates of worst-case power dissipations, voltages and currents were made
using worst-case purchase tolerances for parameter values and worst-case values for
variables.
The individual stress analysis tables are discussed in Appendix E.
3.3.1.4 Performance Variation Analyses
Analysis of performance variations with the inverter attributes are presented
below.
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(i) Normal Operation Mode
(a) Output Frequency
Due to the method of generating the output waveform [Ref. i], the
output frequency and its stability are related directly to the operation
of the primary oscillator circuits. The nominal 400 cps output frequency
is derived from the primary oscillator nominal frequency of 76.8 kc, a re-
duction of 192. The + 0.012 cps stability requirement on the output fre-
quency is similarly translated to + 2.3 cps for the stability of the pri-
mary oscillator. Further considerations are presented in Section 3.3.4.3.
(b) Average Three-phase Output Voltage
This is directly dependent on the operation of the voltage regulation
loop and the analysis is presented in Section 3.3.3.2.
(c) Output Voltage Imbalance
The major contributions to imbalance in the output voltage are im-
balance in load and variations in output circuit part characteristics. A
summary discussion of the output circuit is presented in Section 3.3.4.10;
however, performance variation analyses of the output voltage imbalance
are given below. Output phase imbalance is jointly considered here since
the circuit relationships for this attribute are closely related to those
for voltage imbalance.
An analytical modeling approach was selected to investigate the be-
havior of these attributes. Circuit equations are presented in Appendix A
for the simplified version of the output circuit shown in Figure A-I.
These equations were used to compute voltage and phase imbalance due to
variations in circuit parameters. To limit the number of computations,
only the fundamental 400 cps frequency component was used. For the speci-
fied maximum 5% distortion, it was established that the per cent error in
output voltage resulting from neglecting the harmonics is less than 0.125%.
Voltage imbalance is defined explicitly by voltages AVA, AV B and _V C
in equations (A-39) - (A-41) with requirements of + l.Sv minimum variation.
Phase imbalance is similarly defined by angles _A' _B' A_C in equations
(A-42) - (A-44). These angles are nominally 120 deg. with assigned re-
quirements of + 2.0 deg. variation.
In Figure A-l, the ideal voltage sources V / V_c , and V / and theab' ca
resistances rab, rbc, and tea represent the three-phase intereonnection of
the secondary windings of the output transformers. Impedances ZAB , zBC ,
and ZCA represent the inverter load. The voltage error and overcurrent
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detection circuits provide negligible loads [Ref. 2], and similarly the
primary windings of the current sensing transformers have negligible im-
pedance;therefore, these were neglected for the analysis.
Table IV presents the values of circuit parametersused in the analysis.
Thevariations of the L's, C's, and r's were chosento represent maximum
possible variation. Various values of load impedancemagnitudesand re-
active anglesas listed were investigated (+ angles represent inductive
loads.) The source voltages were kept balancedduring all computations
since the variations of part characteristics within the source circuitry
(i.e. the powerconverters) producenegligible imbalance.
Voltage and phaseimbalancesresulting from individual variations in
part characteristics are summarizedin Table V for the three levels of
balancedresistive loads. Becauseof circuit symmetry,it is necessaryto
specify only one eachof the three voltage and phasedifferences. The
individual variations of _VA and_A do not exceedthe requirements.
maximumvariations of both are causedby variations in L2; and 1.26 v for
_VA and 0.69 deg. for _A at full load. Effects of resistance variations
are small and the trends with decreasing load (i.e., increasing load
impedance)are acceptable. Effects of inductance variations improvewith
decreasingload while there is a slight degradation of the effects of ca-
pacitance variations as load decreases.
TABLEIV
Output Circuit ParameterValues
Circuit Nomina1
Parameter Value
LI, L2, L 3 1.67 mh
C1, C2, C3 2.0 laf
5.0_
rab, rbc, rca
ZAB, ZBC, ZC& --
OAB, OBC, 0CA --
V t V_c , V t 115 vacab' ca
el2?r 400 cps
Variation
+ 0.33 mh
+ 0.4 _f
+ 1.0O
160, 360, 1600_
0, +45 deg.
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TABLEV
Variations of OutputVoltage and Phasefor
Variations in Output Circuit Parameters(BalancedResistive Load)
Voltage Imbalance_VA PhaseImbalanceA_A - 120 deg.
LoadCondition LoadCondition
Parameter 160Q 320_ 1600_ 160fl 320fl 1600fl
rab
rbc
r
ca
L I
L 2
L 3
C I
C2
C3
(volts) (volts) (volts)
0.71 0.37 0.07
0.08 O. 06 0.05
-0.78 -0.43 -0.12
1.20 0.63 0.14
-1.26 -1.08 -0.90
0.07 0.45 0.75
-0.71 -0.77 -0.82
-0.04 -0.01 -0.01
0.76 -0.78 0.81
(deg.) (deg.) (deg.)
0.26 0.28 0.29
-0.O2 -0.01 0
-0.25 -0.27 -0.28
O.37 O.42 O.44
0.31 0.05 -0.28
-0.69 -0.47 -0.16
0.52 0.52 0.52
-0.42 -0.43 -0.45
-0.ii -0.09 -0.08
Effects of reactive loads were investigated by computing similar
variations in AV A and A_ A for reactive angles 9A_, 9BC , and 0_ equal to
+45 deg. representing an inductive-resistive series load. The effect is
summarized in Table VI which also contains values obtained for balanced
resistive load conditions to permit direct comparison. Variations of
transformer secondary winding resistances are omitted since they were
shown in Table V to be least severe. Only minor differences for capaci-
tance are evident. For inductance, the trends with changing load are
different for the two load angles; however, the resistive load still pro-
vides the greatest variation. Similar results for A_ A were obtained but,
for sake of brevity, are not tabulated since they revealed much less vari-
ation in comparison to requirements.
Effects of unbalance in load on voltage and phase imbalance were in-
vestigated separately by computing variations in AV A and A_ A for all possible
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TABLE Vl
Effect of Load Reactive Angle on Voltage
Imbalance (Balanced Load)
Parameter
L I
L 2
L 3
C I
C2
C 3
Load An$1e
(deg.)
+45
0
+45
0
+45
0
+45
0
+45
0
+45
Voltage Imbalance, _V A
Load
160_
(volts)
i .20
0.69
-0.71
-0.70
0.76
0.69
320n
(volts)
0.63
0.40
0.45
0.21
-0.01
0.01
0.78
0.74
1600_
(volts)
0.14
0.i0
0.75
0.69
0.81
0.79
combinations of the three load levels considered. This represents extreme
unbalanced load conditions for the inverter but adequately serves to re-
veal the effect of load unbalance. A summary of the results is presented
in Table VII. Because of circuit symmetry only seven combinations are
required. The greatest imbalance in both voltage and phase occur when two
of the phase loads are 160 ohms and the other is 1600 ohms, giving 6.2 v
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TABLE Vll
Effects of Load Imbalance
on Voltage and Phase Imbalance
Load Combinations
Phase Phase Phase
AB BC CA
320 160 160
1600 160 160
320 320 160
1600 320 320
1600 1600 160
1600 1600 320
1600 320 160
Voltage Imbalance
AV A AV B AV C
(volts) (volts) (volts)
-3.42 0.67 2.75
-6.20 1.19 5.02
-0.60 -2.78 3.39
-2.76 0.46 2.30
-0.95 -5.15 6.11
-0.42 -2.34 2.75
-3.33 -2.32 5.64
Phase Imbalance
_A A_B _C
(des.) (des.) (des.)
-1.10 1.14 -0.04
-2.03 2.07 -0.04
- i .14 0 .04 I .i0
-0.93 0.92 0.01
-2.07 0.04 2.03
-0.92 -0.01 0.93
-2.07 0.96 I.Ii
for AV A and 2.07 deg. for _ A. Phase imbalance is only slightly greater
than the assumed + 2.0 deg. requirement. Voltage is approximately four
times greater than the stated requirements of + 1.5 v; however, the re-
suit is not alarming since the unbalance in load is probably much greater
than will ever be encountered in the inverter application. Time did not
permit further investigation to determine the extreme load imbalance condi-
tions that are compatible with requirements. This could be accomplished
by computing voltage variations for various combinations of load levels
that are more equal.
These results reflect primarily the individual effects of the circuit
parameter variations on voltage and phase imbalance. Interaction among
the phase load levels are included by considering load imbalance. Due to
the enormous computation requirements, specific interaction effects of
other parameters were not investigated. To include interaction effects a
limited number of computations were performed for various combinations of
parameter values and worst-case imbalance results selected from these.
Balanced full load conditions for reactive angles of 0 and plus 45 deg.
were used. As a criterion for selecting the combinations of variations,
sixteen runs were employed which is the smallest number that would make
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possible uncorrelated estimates of the linear effects of the variables.
Thegreatest imbalanceobservedin voltage and phasewas5.6 v and 2.54 deg.
respectively. Thesevalues are strongly dependenton the circuit parameter
variations listed in Table IV. Theseparametervariations purposely re-
present overestimates.
Theresults verify that the phaseimbalancerequirement of + 2.0 deg.
is achievedwithout difficulty. Themaximumvoltage imbalanceis approxi-
mately four times the + 1.5 v requirement. Again, the analysis could be
refined if improvedestimates of circuit parametervariations were
available. In a final estimate of load unbalanceextremeswhich provide
compatibility with voltage imbalancerequirements, the collective effect
of all variations of circuit part characteristics should be included.
(d) Output PhaseImbalance
This attribute wasanalyzed jointly with voltage imbalanceaboveand
on the basis of that analysis it is concludedthat the typical requirements
of + 2.0 deg° are adequately met. Possible phaseimbalanceis small due
to the inherent mannerof generating the output waveformand contributions
result only from load unbalanceandvariations in output circuit parameters
which are morecritical to voltage imbalance.
(e) Output Distortion
Ananalytical model for output distortion analysis is presented in
AppendixDwhich relates output distortion to characteristics of the output
filter (element58) and the six powerconverter circuits (elements52 - 57).
This model is illustrated by the flow diagram in Figure D-I.
Distortion arises from the methodof generating the waveform. This
wasdescribed in detail in Referencei. In brief, rectangular wavesare
summedto synthesize steppedwaveformswhich approximatesinusoids and the
harmonicsof the 400 cps fundamentalcomponentare attenuated by the out-
put filter. Thesynthesis process is illustrated in Figure D-2 for one of
the three phases. Oscillograms of the actual steppedwaveformand the out-
put waveformtaken with the inverter breadboardcircuit are shownin
Figure 5. Thesteppedwaveformrepresents the voltage across one leg of
the delta connection of the secondarywindings of the powertransformers
andwith the output filter disconnected. Theoutput waveformrepresents
the samesteppedwaveformafter filtering.
Theideal steppedwaveformis defined as the waveformhaving step
levels which minimize the harmonicdistortion. Theseideal step levels
were derived in the appendixof Referencei for a twelve-step waveformas
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Stepped Waveform (Output Filter Disconnected)
Output Waveform (Measured Distortion = 1.6%)
Vertical Scales: i00 V per div.
Horizontal Scales: 0.5 msec per div.
Figure 5 • Inverter Output Waveforms Before and After Filtering (Full-Load
Conditions)
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shownin Figure 5. With two steps within a period at zero, the other steps
occur at relative levels of 1.0, 1.732, and 2.0. A closed form solution
for distortion in Referencei for the ideal waveformresulted in 15.25%as
the minimumpossible distortion.
For considering the effects of filtering, a finite Fourier series
representation is required. Themodelin AppendixD is limited to the
fundamentalfrequency componentand the first 39 harmonics. Distortion of
the ideal steppedwaveformcomputedin this manneris 13.86%. To obtain
a reference value for distortion of the filtered waveform,nominal char-
acteristics of the output filter parametersand full resistive load con-
ditions of the inverter are assumed. Including the first 39 harmonics, the
13.86%distortion is reducedby the filter to 1.53%. In comparison,
measureddistortion of the output waveformin Figure 5 is 1.60%.
Except for special failure modesof certain circuits the sources of
distortion contributing to the reference value are
(i) switching transients in the powerconverter stages,
(ii) ripple on the controlled dc bus from the primary voltage
regulator,
(iii) deviation of the step levels from the nominal values
specified by the ideal steppedwaveform,and
(iv) variations in the characteristics of the output filter.
In the oscillogram of the actual steppedwaveformin Figure 5, the
voltage spikes on the leading edgesof the steps whenviewedon an expanded
horizontal scale are identified as switching transients with the major fre-
quenciesat i00 kc or greater. Filter transfer function characteristic are
introduced later and from these it is obvious that attenuation at these
frequencies (-36 db or greater) renders these transients negligible as
contributions to output distortion.
Thesmoothnessof the oscillogram trace of the steppedwaveformalso
makesit obvious that ripple on the controlled dc is a negligible source
of distortion. 9.6 kc ripple is introduced by input current switching
in the primary voltage regulator; however, this is adequately attenuated
by the LC filter following the switching transistors. In an experimental
determination of failure modeeffects, capacitors C6and C7were discon-
nected (simulating openmodes)and inductor L4 shuntedout (simulating a
short). Themeasuredoutput distortion was less than 4%which is still
within the 5%requirement.
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Deviation of step levels as described under (iii) aboveare assumed
to result from variation in part characteristics of the powerconverter
circuits. A schematicdiagramof the powerconverter No. 1 is presented
in Figure 45. Theanalytical modelin AppendixD relates the step levels
to parametersof all six converter circuits to include the effect of varia-
tions both within each circuit and among the circuits. The assessment of
contributions to distortion from these circuits was a calculation for worst-
case conditions. Parameter values and variations are listed in Table VIII.
RiU and RiL represent resistances of the two primary windings (upper and
lower as in Figure 45) for the i-th circuit. The nominal value of 0.4
represents the average of measurements for the six transformers in the
breadboard. The + 0.12 _ variation is a pessimistic worst-case assumption.
Vsi U and Vsi L similarly represent collector-to-emitter saturation voltages
with the nominal value and assumed worst-case variations selected as typical
from manufacturer's data. As described in Appendix D, worst-case conditions
occur when there are no reactive currents; therefore, voltage drops of the
diodes (see Figure 45) are not necessary. 2.50 amp for exciting current I
represents typical full load (and worst-case) conditions and 20.75 v is a
typical measured value of VC which varies only slightly with load. The
six power transformers are considered adequately matched so that varia-
tions among transformers are negligible. Furthermore, the core losses are
considered sufficiently small so that the three voltage transformers ade-
quately represented, by the turn ratios al, a2, and a 3.
Using the relationships in Appendix D, it was determined by manual
calculations that the worst-case variations listed in Table VIII contri-
bute at most, an added 1.5% to the 15.26_ total distortion as computed
for the ideal stepped waveform. Filtering renders this additional dis-
tortion negligible.
The latter possible source of contribution to distortion stated in
(iv) above is the variation in the output filter characteristics. Voltage
gain vs. frequency characteristics computed with the output circuit
modeling equations in Appendix A are shown in Figure 6. As described in
Reference I, two transfer functions are involved, one for values of
n = 3k - 2, 3k - 1 and another for n = 3k (k = i, 2 .... ), because of the
inherent phase relationships of the harmonics in the three phases. It was
also shown in Reference 1 that harmonics of the ideal stepped waveform
having twelve steps occur only at n = 12 _ + 1 (_ = I, 2 .... ) which does
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TABLE VIII
Circuit Parameter Variations for Distortion Analysis
Parameter Nominal Value Variation
RiU, Ri L 0.4_ + 0.12_
Vsi U, Vsi L 0.6v + O.iv
V C 20.75v
I 2.50 amp.
370
al 18---O
276
a2 18---O
94
a3 18---O
not include any of the n = 3k values. Application of the other portion,
i.e., for n = 3k - 2, 3k - 2, of the nominal characteristic to the compo-
nents of the ideal stepped waveform results, as reported above, in 1.53%
output distortion.
To assess the effects of output circuit parameter variation or dis-
tortion, a worst-case condition is sought which is the characteristic that
yields the least attenuation of har_nics. _e voltage gain plot labelled
as worst-case in Figure 6 is assumed to represent this condition and was
obtained as follows:
In earlier discussions on output voltage and phase im-
balances, a statistical design was described for computing
worst-case imbalances due to variations in output circuit
parameters, and this involved calculations for the funda-
mental frequency (n = I) only. Calculations with this de-
sign were extended through frequencies of n = ii to obtain
an indication of possible worst-case filter characteristics,
and the result is the characteristic plotted in Figure 6 for
values of n = 3k - 2, 3k - i. For values of n = 3k, changes
from the nominal voltage gains were insignificant. The
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worst-case characteristic resulted from the conditions when
the inverter load wasresistive and all circuit parameter
values were decreasedby the assumedmaximumvariation.
Thebasic form of the transfer function (a quadratic filter) thus remains
unchangedand the variation is essentially a translation to higher gains.
Theincrease in gain is, at most, a factor of two (+ 6db) near the resonant
peakand decreasing to 1.6 (+ 4db) at n = ii, the first harmonic in the
ideal steppedwaveform. At higher frequencies the increase settles to a
constant factor of about 1.2 (+ 2db) due to the increase in resonant fre-
quencyfrom 1600cps to 2000cps. Assumingfor worst-case calculations a
constant increase of +4 db for all n > II, the output distortion from
filtering the ideal steppedwaveformwith the worst-case filter is com-
puted to be 2.5%which is still well within requirements.
Fromthe investigations described above, noneof the sources of con-
tribution to output distortion individually cause failure to meet the re-
quirementsof 5%. The greatest contribution results from parametervaria-
tions in the output circuit and the other three were adjusted negligible.
Failure modesof certain circuits and their effect on output distor-
tion are of special interest. First, as described earlier, it wasdeter-
minedexperimentally that removalof the filter in the primary voltage
regulator to simulate failures of filter componentsdoesnot result in
failure to meetrequirements. The existence of manyundesirable transients
in the powerconverter without this filter precludes its completeremoval
from the circuit.
It is also of interest to consider the effect on output distortion of
disabled timing channel circuits Suchthat drive to the primary windings
of the powertransformers T1 - T6 is lost. With reference to Figure D-2
and the equations in AppendixD, the effect can be assessedin a gross
mannerby setting individual voltages V1 through V6 at zero one at a time
and computingthe distortion of the resulting waveformwith the missing
steps. Considering consecutively VI, V2, and V3, i.e., the large, inter-
mediate, and small steps, as zero results in 20.0%, 12.2%,and 3.9%re-
spectively for output distortion using the nominal filter characteristics.
Thesamecalculation for V4, V5, and V6 results in the samethree values
for the loss of the respective large, intermediate, and small steps.
In the failure modesand effects analysis, it is shownthat somecom-
ponent failures in the timing channel can cause complete failure of the
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inverter if the componentfailure causesthe controlled dc bus to be
shorted to ground. Simple disabling of the circuit is also possible for
certain component failures, as for example, the output lead of the flip-
flops in the pulse sequence generator becoming disconnected so that drive
is lost. Setting the steps to zero in the manner described above requires
the assumption that no voltage is induced in the appropriate transformer
secondary winding by currents through the other two windings. If the
transformer cores become saturated, the assumption is valid; however,
experimental results indicate this is not the case.
To more realistically assess the effects, individual timing pulse
amplifiers were disabled in the inverter breadboard to cause loss of drive
to a power converter and output distortion observed for the three channels.
The results are presented in Table IX. These are not consistent with the
analytical results in terms of actual values, however, the relative values
are in the anticipated order. This order is designated by the appropriate
values in parentheses beside each experimental value. The greatest source
of deviation from the analytical results is probably the induced voltages
in the secondary windings as described above. The deviation among values
for equivalent high, intermediate and low levels, is probably due to the
same effect coupled with the created voltage imbalance among the three
phases. The effect of disabled timing channel circuits on voltage im-
balance was not investigated in detail, however, it can be shown analyt-
ically that a disabled timing channel leads to either condition of one
phase voltage lower than nominal with the other two higher than nominal
and approximately equal in value or two phase voltages lower than nominal
and approximately equal in value with the other higher than nominal. To
illustrate the effect, the results of breadboard measurements with disabled
timing channels are presented in Table X. The average of the three values
for each condition is also listed and the deviation from the 115 vac
nominal indicates there is some effect on voltage regulation. Actual
values of phase voltages are thus affected by the voltage regulation loop
operation; however, the order of the relative values predicted by analytical
treatment is correct.
The greatest distortion in Table IX for this failure mode is 32%, more
than six times the rated 5% requirement and only one, the 3.3%, is within
requirement. For some inverter applications these distortions may be
acceptable; however, the decision for acceptability of the inverter
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TABLEIX
MeasuredOutput Distortions With Disabled Timing Channels
Disabled
Timing Per Cent DistortionChannel Phase AB Phase BC Phase CA
(7°) (°/0 (_°)
i 16.6(20.0) 5.3(3.9) 14.4(12.2)
2 10.0(12.2) 9.0(3.9) 24.7(20.0)
3 5.2(3.9) 9.2(12.2) 16.3(20.0)
4 3.3(3.9) 25.0(20.0) 9.2(12.2)
5 10.3(12.2) 17.2(20.0) 7.2(3.9)
6 32.0(20.0) 9.8(12.2) 8.4(3.9)
Disabled
Timing
Channel
TABLE X
Measured Phase Voltages With Disabled Timing Channels
Phase VoltaKes
Phase AB Phase BC Phase CA
(volts) (volts) (volts)
i 91 145 93
2 140 136 64
3 154 94 97
4 145 69 145
5 98 92 155
6 66 134 140
Three
Phase
Average
109.7
113.3
115.0
119.7
115.0
103.3
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performanceduring this failure modeshould also include the voltage im-
balance and average three-phasevoltage.
(f) Input Current Modulation
Since requirementson input current modulation are undefined, treat-
mentof this attribute was limited to elementaryanalytical investigations
and several observations with the breadboardcircuit. The factors of pri-
mary interest are the input voltage source characteristics, the inverter
load, and the inverter input filter contained in the primary voltage regu-
lator circuit (see Section 3.3.4.16). For the analytical investigations,
a Thevenin's equivalent circuit wasassumedfor the sourcewith source im-
pedanceranging from i to 3 ohms,perfect switching in the inverter was
assumed,and the effect of the output filter of the primary voltage regu-
lator wasneglected. Computedinput current modulation (peak-to-peak)
using nominal input filter characteristics was found to be less than 1%
for the full range of load conditions. In comparison, the maximumpeak-to-
peak modulation observedexperimentally was less than 2%.
Further investigation could be extendedto considering the effects of
circuit parameter investigation, but in view of the small magnitudeof mod-
ulation and the undefined requirements, additional efforts wasnot considered
justified. If it could be confirmedthat increased modulationwill not cause
detrimental effects on the sourcesor other circuits connectedto it, then
the amountof input filtering could be decreased.
(g) PowerDissipation
Attention to powerdissipation of individual componentsto assure
capabilities are not exceededis given in the components tress analysis
of Section 3.3.1.1 with further considerations in the individual Sections
3.3.4.1 through 3.3.4.16.
Estimates for the total powerdissipation of the circuit canbe ob-
tained by summingestimates for individual components;however,a more
realistic methodis to rely on measurementsof input and output voltages and
currents using the breadboardcircuit.
Results of breadboardmeasurementsfor both resistive and reactive loads
are sun_narizedin Figures 7 and 8 for the full range of normal load conditions.
As described in Section 3.3.4.10, the reactive load of 160Qwith a reactive
angle of +45 deg. represents the load conditions for maximumefficiency of
operation. In the upper graphsinput currents are plotted for extremesof
input voltage of 25 vdc and 30 vdc and ambient temperatureof 0°C and 100°C.
Thesecurrents were used to computeinput powers(Vin x fin ) plotted in the
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(2)
lower graphs. Output power values plotted in the lower graphs were com-
puted by 3 X 115 vac X ILoad × cos 45 ° where ILoad represents the current
phase and ILoad = lout_3.per
Maximum power dissipation as plotted in the lower graphs are simply
the differences of maximum input power (30 vdc input at 100°C) and output
power. Dissipation is greater for resistive loads with a maximum of 140
watts at full load. Minimum efficiencies for resistive load range from 0
at no load to 64% at full load. Maximum power dissipation for the reactive
load is 75 watts at full load with minimum efficiencies ranging from 0 at
no load to 59.5% at half load to 71% at full load. The 71% meets the de-
sign goal of 70% stated in Section 3.2.2.4 for full load operation.
From the upper graphs in Figures 7 and 8, the mmximum input currents
for normal operation are 15 amp. for resistive loads and 9.5 amp. for the
reactive loads. Both are well within the 20 amp. requirement stated in
Section 3.2.2.2.
(h) RF Interference
Since assessment of RF interference is more easily performed experi-
mentally with packaged models of the circuit, extensive analysis were not
performed in this effort. Limited consideration of the effects of RF in-
terference on operation of integrated circuits is described in Section
3.3.4.4.
Turn-On t Turn-off_ Transient Respons% Overload_ and Load Start Modes
Presented in Section 3.3.3.2 and 3.3.3.3.
3.3.2 Analyses for Circuit Sections
The first level of breakdown of the complete inverter circuit into the timing
section and the control and conversion section recognizes two distinct circuit
operations. A functional diagram illustrating their relationship is presented in
Figure 9. The major power conversion of the unregulated dc is performed in the
control and conversion section which also provides regulation of the output voltage.
The 400 cps timing signals from the timing section govern the switching sequence of
the power converter stages and 4.8 kc excitation is also supplied by the timing
section to the magnetic amplifier.
Detailed analyses of these sections are more efficiently performed at still
lower levels of breakdown; however, the implications of the functional operation of
these sections on the analyses are described below,
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3.3.2.1 Timing Section (ElementII)
The function of this element during all operating modesis to supply the timing
signals and magneticamplifier ac excitation as illustrated in Figure 9. Thechar-
acteristics of major interest for these signals is frequency, ONand OFFcurrent
levels, and switching transients. Alongwith powerdissipation and RFinterference,
these characteristics are designated as performance attributes of the timing section
and all are discussed separately below.
(I) Frequency
Due to the manner of generating the output waveform, the timing signal fre-
quency uniquely determines the inverter output frequency and thus the same require-
ments on stability apply. As described in Section 3.3.1.4, this frequency is directly
related to operation of the primary oscillator circuits which are discussed in
Section 3.3.4.3. The magnetic amplifier ac excitation frequency is also directly
related to the operation of these circuits, the frequency stability requirements of
which are more than adequate for the magnetic amplifier ac excitation.
Unregulated dc
Timing
Section T{m{n_ S_nals
v
v
(Rectangular pulses,
six complementary pairs, 400 cps.)
Mag. Amp. ac Excitation
m..
v
(Rectangular pulses,
complementary pair, 4.8 kc)
Control
and
Conversion
Section
Three-
ase
tput
v
Figure 9. Functional Diagram for Circuit Sections of the Inverter
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(2) ON and OFF Current Levels
The timing signals provide base drive to power switching transistors in the
power converter circuits in the control and conversion section. For nominal opera-
tion it is required that the transistors be driven well into saturation during the
required ON period and non-conducting during the required OFF period.
The output circuits in the timing section supplying these signals are the
timing pulse amplifiers. Worst-case analyses in Section 3.3.4.9 show that ON level
currents are adequate within the probable range of variation. Also, the base-emitter
junction of the switching transistors are reverse biased so that OFF level currents
are adequate.
The magnetic amplifier ac excitation is similarly employed as base drive to
switching transistors in the magnetic amplifier driver circuit and is supplied by
integrated circuit flip-flop units as shown in Figure 54. Performance variation
studies in Reference 3 suggest a modification of the magnetic amplifier driver circuit.
The original and modified circuit provide adequate current levels. It is possible
that the magnetic amplifier ac excitation can be absent due to failure of the
driving flip-flop shown in Figure 54 while the timing section is still supplying
timing signals. However, complete failure of the inverter would result from this
event and was included in the logic model for reliability prediction in Section
3.3.1.1.
(3) Pulse Transients
As described in Section 3.3.4, effects of transients on performance for all
switching applications in the inverter circuit are considered insignificant due to
the relatively low switching frequencies involved.
(4) Power Dissipation
Power dissipation for the timing section was treated collectively with that for
the control and conversion section in Section 3.3.1.4 and is considered adequate for
this stage of design.
3.3.2.2 Control and Conversion Section (Element 12)
The function of this element is to provide the major power conversion from dc
to ac as governed by the timing signals and voltage regulation loop. With the ex-
ception of power dissipation and RF interference, the attributes and requirements
are the same as those defined and discussed for the complete inverter circuit in
Section 3.3.1.4. Power dissipation and RF interference are treated collectively in
Section 3.3.1.4 with like characteristics of the timing section.
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3.3.3 Analyses for Major Circuits
The major circuits are the timing generators and the voltage regulation and
overcurrent protection loops in the control and conversion section. Analyses of
these are described below.
3,3.3.1 Timing Generators A and B (Elements 16 and 17)
These operate in standby redundancy [Ref. I]. Their functional relationship to
other elements of the timing section is illustrated in Figure 3. In brief, the out-
put of the active generator is used to excite an electronic switch which blocks the
application of power to the other generator leaving it inactive. In the event of
failure of the active generator the loss of excitation to the electronic switch per-
mits power to be applied to the previous inactive channel.
The function of these elements is to generate the six complementary pairs of
rectangular 400 cps. pulses as timing signals and a complementary pair of rectangular
4.8 kc pulses as excitation for the magnetic amplifier. The output portion of the
timing generators consist of integrated circuit flip-flops which do not have adequate
power capability to drive the power converter stages. The timing pulse amplifiers
are employed to provide the necessary amplification for the timing signals and the
magnetic amplifier driver circuit for the magnetic amplifier ac excitation. Output
pulse frequency, ON and OFF current levels of the output pulses, pulse transients,
power dissipation and RF interference are attributes of major concern. For performance
consideration these are all treated with other elements. Designation of these elements
had greatest utility in logic models for reliability prediction.
3.3.3.2 Voltage Regulation Loop (Element 18)
This analysis illustrates performance variation studies for the portion of the
inverter circuit which determines the behavior of the following attributes:
Normal Operation Mode
Average three-phase output voltage
Transient Response Mode
Maximum voltage deviation during a transient
Transient time
Turn-on Mode
Output voltage overshoot
Turn-on time
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Turn-off Mode
Turn-off time
The function of the voltage regulation loop is to provide regulation of the
output voltage over the full operating range of load and input voltage. The tran-
sient response of the loop is also of interest.
The voltage regulation loop is defined by the major loop in the functional
diagram of Figure i0. Even though some of the circuits are digital, the over-all
operation is analog. The basic approach to analysis was to first model the attri-
butes as functions of characteristics of circuit parts, input voltage and load. Both
analytical and empirical techniques have been employed in the modeling effort.
Circuit analyses provided the following differential equations for describing
the transient response of the loop.
Forward Loop (Involving elements 52 - 58 and 64):
__ dV
d2V + A I _+ AoV = B + BIVinT
dt 2 o
Feedback Loop (Involving elements 59 and 63):
(12)
dT
d--_+ k_ = C I + C2V (13)
In the above equations, V is the average three-phase output voltage (see Section
3.1.2); _, pulse width of the magnetic amplifier output pulses; t, time; Vin , input
voltage; and the coefficients Ao, AI, Bo, BI, CI, C2, and k are complicated func-
tions of the circuit part characteristics and are defined explicitly in Appendix B.
The characteristics of the inverter load are included in the coefficients AI, Bo,
and B I .
With V. T in Equation (12) treated as a single variable, each of the above equa-
in
tions is linear; however, because of the product term, the system described by both
equations is non-linear. These equations were derived and their assumptions given
previously [Ref. 8 and 9]. In general, the assumptions linearized the transfer char-
acteristics of individual circuits to allow analysis. For certain cases, the simpli-
fications led to results not descriptive of the actual circuit operation; however,
the derivation is justified by the depth of familiarity it provided for actual circuit
operation, contributing greatly to the assurance for reliable design.
Use of equations (12) and (13) in analyzing for the behavior of specific in-
verter attributes is described below.
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(i) Normal Operation Mode--Averase Three-phase Voltase
The simulaneous solution of (12) and (13) for steady-state conditions is
kB +
V = o BiClVin (14)
ss kA - °
o BIC2Vin
With the coefficients expressed as functions of the load and circuit part character-
istics, (14) provides a model of the general form,
V = g(R73 ' Vz ' , , (15)ss R74 .... Vin)
for investigating the output voltage regulation. The model is used to perform end-
limit studies to investigate for sensitivity, non-linear and interaction effects, and
worst-case performance values; and statistical distribution studies to investigate
correlation effects and performance distribution characteristics. In addition, tests
with the breadboard circuit were conducted to supplement the analytical studies. All
studies and results are described in more detail below.
(a) End-limit Studies
The use of end-limit techniques are described in detail in Vol. I, and the
model expressed bz Equation (14) was used in that description in a sample application.
The computations required for obtaining the results discussed below were presented
in Vol. I and will be referred to as appropriate.
The nominal values and the variations of circuit parameters used in the compu-
tations.are tabulated in Table XI. In general, the part variations presented were
selected to represent absolute maximums. The parameter _, representing the relative
position of the potentiometer arm of R74, was set at the value which provided 115 v
for V with all independent variables at nominal and half-load inverter conditions.
ss
The input voltage variation of + 16% allows a 23.5 to 32.5 v range of variation.
Load impedance zL and the number of turns in the magnetic amplifier windings Nf were
treated parametrically as indicated. The listed values of load impedance included
the range from no load (z L = _) to full load (z L = 160_). Nf was varied to investi-
gate for optimum loop gain. The feedback windings, through positive feedback action,
directly affect the gain of the magnetic amplifier circuit which, in turn, contributes
to overall loop gain. For Nf = 0 the magnetic amplifier gain is high with it increas-
ing to still larger values with increasing Nf.
It is shown in Vol. I how the expansion of a function such as (15) into the
initial terms of a Taylor series expansion assists in defining and interpreting re-
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C
CR
K,
L
Ncl
Nf
N
g
Nsh
Rt¢
g
R67
R69
R73
b4
R75
R
P
.R
s
Rsh
R
W
T
V
ces
V
g
V.
in
TABLE XI
List of Independent Factors for the Average
Three-phase Steady-state Output Voltage Model
Nominal
2 _f
2000 _f
-3
2.18 x I0
1.65 mh
0.23 mh
1000 turns
250 turns
I0 turns
104
150 fl
145.7 fl
1.11_
200 fl
20 l_
0.40 n
4.8n
0.15 fl
i00 fl
104.27 _sec
1.0 v
12.0 v
28 v
Devia tion (fhxi)
+ 15%
+ 15%
+ I0%
+ 6%
+ 6%
fixed
0, i, 2, 3, 4 turns
fixed
fixed
+ 5%
+ 5%
+ 5%
+ 5%
+ 5%
+ 5%
+ 3%
+ 3%
+ 2%
+47°
fixed
+ 5%
+ 7%
+ 16%
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TABLE XI (continued)
List of Independent Factors for the Average
Three-phase Steady-state Output Voltage Model
Factor Nominal Deviation(flx i)
V 8.4 v + 5%
Z
zL -- 160, 320, 1600, 16000, m Q
-- 0 < _ < i (adjustable)
_K -3.23 × 10 -6 + 5%
_S 3.0 × 10 -6 + 5%
2_ × 400 rad./sec, fixed
sults of computations with the model. Expanding (15) about the nominal output
voltage V N to include second-degree terms,
n _V n _2V
( ss, ( ss)
= V N + Z x_V-. ) f_xi + Z _ (f_xi)Vss i=l i i=l 3x.
i
(16)
n- I n 32V
( SS
+ Z Z _) _x.,_.i 3
i=l j=i+l I J
where x. denotes the i-th of the n independent variables in the model with the de-
i
viation z2_ i representing the variation from the nominal value. Dividing (16) by VN,
V n _V f_xi n 32V 2
ss I+ x j,T+ -Jr vN__ _ ss, ( ss)VN i=l i=l _x.
i
(17)
n-I n 32V
+ Z ( ss " Z_xi_J
iffilj_i+l _) VN
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This normalized form reveals the relative contribution of each term to the deviation
from the nominal value.
Using the variations presented in Table XI for the Zhx.'s, Equation (14) was em-l
ployed directly to evaluate the individual terms in Equation (17). This computation
was performed for all values of zL and Nf listed in Table XI with _ readjusted as
described above for each value of Nf.
The contributions of the linear terms to output voltage variation is sunm_rized
in Figure II. The log plot contains three orders of magnitude for the relative
contributions. The variables listed in Table XI, but which are not represented in
Figure ii, all had relative contributions less than those shown and were thus con-
sidered insignificant. The three most significant contributions of the quadratic
term are shown similarly plotted in Figure 12 for the four values of Nf. Comparison
of each with the corresponding linear term value in Figure II shows that each differs
from the linear term values by an order of magnitude. The linear term values in
Figure ii are thus considered adequate to represent one-at-a-time variations or
sensitivities of output voltage to variations in individual circuit parameters.
Experimental check of the sensitivities was performed with breadboard circuitry, and,
in general, good agreement was obtained. This is discussed further and comparisons
made later in this section.
By definition, sensitivity values plotted in Figure II are directly dependent
upon the part variations listed in Table XI. As previously mentioned, the variations
were selected to represent absolute maximum variations. The variations were not re-
lated to all possible sources and conservative values were selected to collectively
include all effects. With more realistic values, the results can be readily updated
by adjusting the values in direct proportion to the new variations selected.
With reference to Figure II, the variables Vz, _3' and 55 are, by far, the
most sensitive, individually causing output voltage variations in excess of 4_, but
these do not change with Nf. The corresponding components are located in the voltage
reference section of the voltage error detection circuit. The difference in sign
between _3 and R75 tends to cancel the effect of their variation if there is high
correlation between them. The significance of these results on component selection
is discussed in Section 3.3.4,11.
The sensitivity of the output voltage to changes in Vin , the input voltage, is
considerably less than that for Vz, 53' and 55 but is highly dependent on Nf. An in-
crease in Nf results in an increase in loop gain, and the dependence of V.ln on
sensitivity to Nf is shown in Figure ll. This illustrates the desirability of pro-
viding a loop gain as high as possible so long as other factors such as loop stability
and damping characteristics are satisfactory. The resulting output voltage variations
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are less than 0.47° for Nf = 0 and decrease to less than 0.02% for Nf = 0 over the full
range of load conditions from zL = _ to zL = 160ft. This indicates more than adequate
regulation capability of the voltage regulation loop. These results are later com-
pared to similar experimental results.
In the inverter design, a goal has been to provide the highest regulation loop
gain possible by increasing the positive feedback in the magnetic amplifier circuit.
As illustrated in Figure ii, the sensitivity of some variables increases with in-
creased gain, for example, C. Others, such as the K¢ sensitivity are not affected,
and some sensitivities increase with increasing Nf. If these variations are as equally
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likely as variations in Vo then their combinedeffect offsets the advantagestated
in
for high gain. This may allow definition of an optimum gain which minimizes the com-
bined effect of all variations.
An optimization criterion used in communication theory selects the gain which
minimizes the mean square error (or variation from nominal) in the output voltage.
This computation is that performed with the moments method for distribution studies
and is described later.
Interaction effects are represented by the cross-product terms in Equation (17).
These were computed for Nf = 3 only and the most significant contributions for this
case are listed in Table XII. The values listed are an order of magnitude less than
the corresponding linear terms indicated for either variable in Figure Ii. A further
check on the contribution of interaction effects is performed by absolute worst-case
calculations as described below.
Absolute worst-case values of output voltage were computed with both the original
form of the model expressed by Equation (14) and with a Taylor series approximation
containing linear and quadratic terms (and not cross-product terms). Comparison of
results from the two computations provides a check on the collective contribution of
all interaction terms (and also all terms of degree three and higher). Results are
presented in Table XIII for extreme values of load and Nf values. The righthand
columns labeled "interaction check" presents the values obtained with the series
approximation, and comparison of these with the absolute worst-case limits shows only
minor contribution of terms other than the linear and quadratic.
TABLE XII
Variable Interaction Contribution to
Output Voltage Variations (Nf = 3)
Variable
Combination
R73_5
VzR73
VzR75
RttV.
g in
Relative
Contribution
-0.210 × 10 -2
-2
-0.212 × I0
0.226 × 10 -2
0.295 × 10 -3
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Nf
0
4
TABLEXlll
Worst-caseOutput Voltages
Absolute Worst-case Interaction Check
Nominal Maximum Minimum Maximum Minimum
ZL Voltage Voltage Voltage Voltage Voltage
(ohms) (ohms) (volts) (volts) (volts) (volts)
160 114.90 99.05 132.9 98.17 131.9
320 115.00 99,14 133.1 98.26 132.1
115.10 99.22 133.2 98.35 132.2
160 I15.01 98.96 133.4 98.10 132.4
320 I15.02 98.97 133.4 98.11 132.4
115.02 98.98 133.4 98.12 132.4
The resulting output voltage variations obtained with the worst-case computations
are much greater than the allowable + 1.0 vac requirements. Much of the variation, of
course, results from overestimates in selecting the variations in circuit parameters.
Worst-case analyses usually lead to pessimistic results and simultaneous occurrence
of all variations at their worst-case values is very unlikely. Failure to conform to
requirements by this analysis does not invalidate the design. In some applications,
actual variations of the magnitude obtained can be tolerated. Due to the nature of
these results, they are considered of limited utility.
(b) Distribution Studies
Two major techniques were employed for considering effects of statistical
distributions of circuit parameters; these were the moments method and Monte Carlo
simulations. Both are described in Vol. I.
In the moments method an approximate linear model, i._e., the linear terms of
Equation (17), of the output voltage was employed. The assumption that the inde-
pendent variables are normally distributed is inherent in the method so that the
distributions are combined by
2 (bVss, 2 2 n n _V 5V
_V = Z x_-_-.) _x. + 2 Z Z ( ss, ss
i j
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where_y represents the standard deviation of variable y, Pij represents correlation
coefficient of variables xi and xj, and all other symbolsare as previously defined.
Particularly, the partial derivatives are those computedin the end-limit studies des-
cribed aboveand, in general, differ for different conditions of load and Nf values.
Computationsof the standard deviation of output voltage were performedboth
with assumedcorrelations of certain part variations and by assumingpart variations
were independent. Before presenting the results, commentson the experience in spe-
cifying correlations are in order.
Correlation betweentwo variables implies there is somedegreeof functional
dependencebetweenthem. For example, the resistances of two resistors having similar
construction, i.e., both are carbon film, and in the sameenvironmentmaybe expected
to vary in a similar (but not necessarily identical) mannerwith changesin temperature.
Or, several characteristics of a device suchas current gain, collector-to-emitter
voltage drop, and base-emitter current of a transistor mayall be strongly correlated
for changesin temperature. Datawhich is helpful for specifying correlation of
part characteristics are sparse and the choice of correlations is necessarily subjective.
For the modelof steady-state output voltage, eighteen variables are involved and
detailed consideration of all correlations is unfeasible. Major interest was to include
somereasonablecorrelations to determine if they producedany significant effects on
output voltage variation. For this purpose, four levels of correlation were selected
for specifying correlation coefficients. Theseare:
No correlation (variables are independent), p = O;
Weak(but not negligible) correlation, p = 0.3;
Strong (but not linearly dependent)correlation, p = 0.7; and
Completecorrelation (linearly dependent), p = 1.0.
Using the abovecriteria, the correlation coefficients amongthe variables were
specified and all values are presented in Table XIV. Eachvariable is, of course,
completely correlated with itself along the diagonal of the array. Thermalenvironment
served as the major basis for designating correlation amongthe variables. As a gen-
eral rule, all resistances were assumedstrongly correlated (p = 0.7). Since the
source of V. is external to the inverter, it wasassumedindependent (p = O) of allin
other variables. Manufacturer's data of the magneticamplifier core material indi-
cated insignificant changeof KS with temperature; thus, KS wasalso assumednot
correlated with other variables Thenegative correlation coefficients of V and V• z g
with other variables reflect the effect of their zener diode sources decreasingwith
increasing temperature. $Sis similarly knownfrom magnetic amplifier core manu-
facturer's data to decreasewith increasing temperaturethus giving negative correl-
ation coefficients with other variables•
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With slight modifications the listed coefficients represent initial best en-
gineering judgments within the allotted effort for specifying them. As described in
Vol. I, a requirement of a correlation matrix is that it be positive definite or
positive semidefinite (the characteristic roots must be non-negative). This criter-
ion provides a check on the physical possibility of the designated correlations.
With the original array of correlation coefficients selected by engineering judgment
only five minor modifications of specified values were required to achieve the array
shown in Table XIV which satisfied this Criterion.
For computing output voltage standard deviations, the f_xi variation listed in
Table XI were used as a basis for specifying standard deviations of circuit parameters.
First, letting the _¢i's represent 4o values for variables, output voltage standard
deviations were computed for Nf = 3 and half-load (z L = 320 _) conditions to compare
results obtained with and without correlation.
(i) With variables correlated, _V
ss
(ii) With variables independent, _V
These results are:
= 1.61 vac.
= 2.29 vac.
ss
Correlations thus affect the result giving smaller variations than with assumed
independence.
The above results are not as pessimistic as those obtained with end-llmit cal-
culations earlier; however, evaluation of contributions of individual terms in
Equation (20) to output voltage standard deviation would not provide any additional
information of utility for identifying sources of variation. For further calculations,
the major use of the moments method was to investigate the effects of voltage regu-
lation loop gain on output voltage variations.
The concept of optimizing loop gain to minimize output voltage variations was
introduced earlier and the criterion specified was to select the gain which mini-
mizes the mean square deviation from nominal (or equivalently the standard deviation).
Using half-load conditions, standard deviations were computed for the four values of
Nf and the results are summarized in Figure 13. For both plots shown, the standard
deviation of input voltage was 1.125 vdc so that the 4o value (assumed to represent
absolute maximum variation) represents _Vin giving a 23.5 to 32.5 vdc range. For
the upper plot, all other f_xi values in Table XI were specified as 4o values. These
results show that increased loop gain, by providing some positive feedback, does de-
crease output voltage variations as described; however, the minimum variation occurs
for Nf = I. Since these results are affected by the magnitude of the circuit para-
meter variations assumed, the calculations were performed also by reducing all vari-
ations by one-half except for input voltage variation. These results are similar
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with the minimumbut not as pronouncedand still occurring at Nf = I. As a reminder,
the sensitivities of output voltage to individual circuit parametervariations were
introduced with Figure Ii and sensitivity to input voltage decreasedwith increasing
gain as desired. The increase in output voltage with increasing gain, eventhough
small as shownin Figure 13, reflects the combinedeffect of all variables thus off-
setting the reason for using high gain. Theuse of still smaller variations of cir-
cuit parameterswhile allowing the samevariation in input voltage would reverse the
results for high gain; however, the variations assumedfor the lower plot are con-
sidered very realistic.
For either plot in Figure 13, the minimumis not adequately pronouncedto declare
a specific gain as optimum;however, firm conclusions are drawnwith regard to rec-
ommendedgain. As described in Section 3.3.4.15, somepositive feedbackin the
magneticamplifier is desirable to speedup its response;however, the design phi-
losophynoted was to achieve the highest magneticamplifier gain possible with gains
near infinity obtained. Basedon the aboveresults, nothing is to be gained in terms
of output voltage regulation by maximizing the gain. It is also known,and noted in
Section 3.3.4.15, that the maximization of the magneticamplifier gain leads to
highly non-linear gain characteristics with the manyanomaliesintroduced not amend-
able to analytical treatment. Attempts to maximizethe gain in breadboardcircuitry
have led to reverse regulation characteristics for the loop with the output voltage
increasing with increasing load (decreasing ZL). This resulted from sign reversals
of the magneticamplifier gain characteristics. Studies described later for transient
responseof the loop revealed no significant changesin responsecharacteristics with
decreasesin Nf. Stability of the loop has never beena problem. Noother engineering
considerations havebeennoted which might cite the need for providing the extremely
high gain of the magneticamplifier except possibly someexperience of the designer
which is unknownto the analysts at this time. Engineering confidence can accrue by
resorting to a gain that conveniently permits analytical treatment of the loop
operation. It is, therefore, recon_nendedthat the positive feedbackin the magnetic
amplifier circuit be limited to an amountwhich permits it to operate with linear
gain characteristics. Any equivalent value betweenI and 3 for Nf is considered
adequateand can beobtained by changingthe ratio of R67to R69instead of the
actual value of Nf.
MonteCarlo simulations were conductedto obtain distribution characteristics
of output voltage. Theseanalyses involved direct computationof output voltage
with the analytical modelof Equation (16) for circuit parametervalues selected at
randomfrom assumedistributions. Since the results did not differ significantly
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from those obtained with the moments method, they are not presented herein. The
studies are described in Vol. I.
(c) Empirical Studies
Experiments were performed with the inverter breadboard circuit to obtain
data for verifying the model for the average three-phase output voltage and for
further analysis of its behavior for different inputs, loads and environments.
First, an experimental determination of the sensitivities of output voltage to cir-
cuit parameter variations was performed by actually changing the circuit parameter
values and recording the change in output voltage. Both empirical and analytical
values are presented in Table XV for the most significant sensitivities at
Nf = 0, 3, 4 for full load conditions. In general, agreement is very good. The
larger per cent differences exist for the smaller values and were not considered
important enough to trace. It is noteworthy that the empirical sensitivity to
input voltage variations is greater than the analytical result with the greatest
difference at Nf = 4. This provides further support to the argument for using
less loop gain than that provided for Nf = 4.
As further support of the modeling effort performance tests were conducted with
the breadboard circuit to measure output voltage for different inputs, loads, and
temperature environments.
Circuit
Parameter
V
Z
R75
R74
V.
in
V
g
TABLE X_
Comparison of Empirical and Analytical Sensitivities of Output
Voltage to Circuit Parameter Variations
(Full Load, z. = 160 _ per phase)
S ens i t ivi ty
Values of Nf
0 3
(Emp.) (Anai.)
0.044 0.048
-0 .042 -0.043
0.046 0.046
-0.00722 -0.0023
0.00422 0.0037
-0.00163 0.0006
(Emp.) (Anai.)
0.043 0.048
-0.041 -0.043
0.047 0.046
-0.00704 -0.0032
0.00070 0.00086
0.00011 0.0019
(Emp.)
0.044
-0.041
0.047
-0.00683
0.00054
-0.00044
4
CAnal.)
0.048
-0.043
0.046
-0.0034
0.00015
0.0022
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Theresults are sunmmrizedin Figures 14 through 25. The first six figures pertain
to balancedresistive load conditions and the latter six to balancedinductive loads
with a reactive angle of +45 deg. (power factor of 0.707, voltage leading current).
The first group of three figures consecutively showmeasuredperformancefor
fixed ambient temperauuresof 100°C(high), 28°C(room),and -25°C(iow) with three in-
put voltage conditions of 30 vdc (maximum),28 vdc (nominal), and 25 vdc (minimum)as
given in each figure. Dueto differences betweenthe breadboardedcircuit and the
final packagedform of the circuit suchas physical layout, heat sinking, and potting,
the exhibited dependenceon temperaturedoesnot explicitly represent that for the
final packagebut does serve to indicate in a gross mannerthe effects of tempera-
ture on performance. Thesecondgroup of three figures contains the same information
but plotted in a different order, consecutively showing measured performance for the
three input voltage levels with the three temperature levels treated parametrically.
The last six figures for inductive loads are arranged similarly.
The two sets of data were collected at different times and it is noted that the
calibrations, the values of output voltage at half-load, nominal input and room
temperature, are slightly different; however, the characteristics of interest are
the variations from the preset value. One other noted difference is the low levels
for ambient temperature, -25"C for resistive load and -7°C for inductive loads, which
resulted from a lack of control is the cooling chamber.
For both loads, variations from the preset values over the full range of load
(from no load, to rated load), temperature, and input voltage were within + 1.0 volt
requirement. Thus static regulation capabilities are adequate. The regulation ex-
tends well beyond the rated load conditions with the minimum occurring at approximately
1.5 amp line current for a resistive load at high temperature and low input voltage.
The overload mode of operation is discussed in Section 3.3.3.3.
With the two sets of data for operation within rated load conditions, i.e.,
the normal mode, empirical models were obtained for output voltage V as linear com-
binations of temperature T, input voltage Vin , and llne current IB with least squares
analysis techniques. These models represent only crude approximations for performance
but are helpful for assisting in observing the effects of the independent variables.
The models are:
Resistive Load
V = 114.077 - 0.00293T + 0.0352 Vin - 0.1405 IB
Inductive Load
V = 113.74 - 0.00199T + 0.0440 Vin - 0.3224 1B
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It is first noted that the modelsdiffer in form from the regression modelspresented
in earlier analyses in that the absolute values, instead of variations about the nom-
inal value, are used. The first terms thus represent the intercept on the V axis and
not the mean value.
As indicated by the signs of the coefficients, the effects of the independent
variables are similar for both resistive and inductive load and differ only in magnitude.
The temperature coefficients indicate decreasing output voltage with increasing tem-
perature with a stronger dependence for resistive loads. This is evident in the data
for high temperatures; however, at low temperatures, it is obviously less with even
a reversal indicated. A more elaborate model for representing the changing dependence
would involve higher order terms, but the effort for obtaining it is not justified.
The effect of input voltage variations is larger for inductive loads with in-
creases causing an increase in output voltage. This is anticipated from the nature
of the voltage regulation loop operation. Comparison with the data shows agreement,
with the largest effect occuring at high temperature.
With respect to the size of the load, the models indicate considerably stronger
dependence for inductive loads, with output voltage decreasing with increased load
(or line current). This effect is shown in the curves with the dependence strongest
at high temperatures.
These considerations indicate that high ambient temperatures have a pronounced
effect on output voltage variations. Even though regulation capability is adequate,
some improvement could be achieved by controlling the ambient temperatures. An al-
ternate possibility is to obtain thermal equilibrium before manually adjusting the
output voltage.
(2) Transient Response Mode
The attributes selected to describe the loop transient response are the maximum
output voltage deviation during a transient, AVtr , and the transient time, ttr. The
simultaneous equations, Equations (12) and (13), were presented earlier in this
section to describe the transient response of the voltage regulation loop. Each
equation is linear in the response to its particular forcing function; however, the
system described by both is non-linear due to the product term Vine. Because of the
potential difficulty in experimentally measuring the transient characteristics, it
was especially desirable to use an analytical approach with Equations (12) and (13)
providing the basic analytical description. Due to complexity of the equations, a
direct closed form solution for the two attributes of interest is not feasible. The
approach selected is described by sequential steps as follows:
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(a) Define analytical modelsfor eachof the coefficients A0, AI, B0, BI, CI, C2,
and k with the functional relationships in AppendixB.
(b) Using end-limit techniques as described in (i) above, determine ranges of
variation of the coefficients.
(c) With Equations (12) and (13) perform analog computersimulations of the loop
transient responsefor the variations of the coefficients as determinedin (b).
(d) Formulate regression models for maximumvoltage deviation and transient time
using the results of (c).
(e) Use the regression modelsto analyze for attribute behavior.
Results of the aboveapproachwere unsatisfactory, as evidencedby the inability
to obtain a stable loop in (c) for nominal values of the independentvariables. This,
of course, implies that Equations (12) and (13) do not provide an adequatedescription
of the loop transient response. Since successwasachievedwith the steady-state
solution, the modelsfor the coefficients A0, AI, andk were the chief suspect for
discrepancy. (EventhoughA0 andk appearexplicitly in the steady-state modelde-
fined by Equation (14), the independentvariables involved disappear by cancellation
whentheir expressions in AppendixB are substituted.) Attemptswere madeto evalu-
ate these coefficients experimentally with the breadboardcircuit. As described in
Section 3.3.4.15, somedegreeof successwasachieved for k. Similar attempts for
A0 and AI described in Section 3.3.4.16 led to the discovery that the transient
responseof the forward portion of the loop washighly non-linear, invalidating
Equation (13). Further measurementsestablished that the non-linearity existed in
the output filter portion of the primary voltage regulator circuit. The initial
assumptionsmadein the derivation of Equations (12) and (13) for linearizing the
responseof this circuit thus proved to be invalid. The complexnon-linear character-
istic could not be feasibly determinedexperimentally thus precluding the ability
to use the approachoutlined above. Even thoughdifficult, the remaining course was
to experimentally observethe transient attributes.
For responseto input voltage disturbances, initial experimentsconsisted of
stepping the input voltage 0.75 v from 29.0 v to 29.75 v with the inverter loaded
with 475_ per phase(0.42 ampsline current) and observing the transients in the
output voltage waveformwithout regard to the time at which the disturbance was
introduced. Theobservedtransient time ttr wasconsistently less than 40 msec.
while the maximumvoltage deviation _Vtr wasunpredictable ranging in magnitudefrom
-50 v to +30 v.
Instrumentation was then provided to control the time during the inverter
400 cps fundamentalperiod at which the disturbance was introduced. A reference
signal for switching the disturbance wasderived from a flip-flop output in the
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active timing generator with a manuallyset delay used to control the relative
switching time. Theobserved_Vtr for one phaseof the output is plotted in
Figure 26 as a function of the controlled delay time e with the range of e covering
the equivalent of 2 1/2 times the 2.5 msec.period of the 400 cps. Eventhough res-
olution is not fine, a distinct periodicity of _Vtr of 2.5 msec. is obvious revealing
the anticipated dependenceon time of disturbance. Similar curves for the other two
phaseswould reflect the sametype of relationship. Shorter period oscillations re-
veal somesemblanceof periodicity but were not resolved. By detailed analysis,
these could be related to operation of the voltage error detection circuit and the
2400cps ripple obtained in detecting the output voltage.
A typical responseis illustrated in Figure 27 showingboth the input dis-
turbance and the output transient. The input disturbance wasprovided by shunting
out a resistor in the source bus. Theoscillations in the input voltage are due to
combinedaffects of the inverter input filter and the source impedance,but no
attempt wasmadeto describe these characteristics in detail. Someof the rapid
oscillations in the output waveformare interpreted as responsesto the input
oscillations; however, the input disturbance shownwasconsidered to adequately
represent a step input. The 5% requirement stated for AVtr is interpreted as 5% of
peak voltage or 8 v. The major result of interest interpreted from Figure 27 is that
transients significantly larger than 8 v are possible; however, since disturbances
during application will occur at random, the liklihood of large transients is small.
For given conditions, this liklihood is simply equivalent to the liklihood that the
disturbance occurs during a critical interval in which l_Vtrl exceeds 8 v.
Specifically, for the conditions employed in the test
Prob [AVtr > 8 v] _ 0.36, (19)
where the probability is estimated as the relative time that e lies in the critical
intervals, the disturbing time is assumed uniformly distributed over the 2.5 msec.
period, and a multiple factor of these is used to account for the other two phases.
The probability is, in general, dependent upon the type and size of disturbances;
other conditions such as load level, temperature, and input voltage at the time of
disturbance; and values of significant circuit parameters. The major types of dis-
turbances considered of interest are step changes in load and spurious short term
transients on the input. A complete analysis would involve obtaining curves as in
Figure 26 for different values of the many factors identified. From the observed
results, regression models could be formulated for the attribute behavior as functions
of the independent factors. Due to limitations on available effort, extensive in-
vestigatlons were not performed. Some further effort described below was devoted to
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Input Disturbance
Vertical Scale: 2 V per div.
Horizontal Scale: 5 msec. per div.
Output Transient
Vertical Scale: 20 V per div.
Horizontal Scale: 5 msec. per div.
Figure 2_ Typical Output Response to Input Disturbance
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additional study of the response to step changes in input voltage. Turn-on and
turn-off transients are treated separately below. A transient originating internally
due to switching of a redundant timing generator is also extended brief consideration
below under this heading. Responses to short-term spurious input transients and step
changes in load were not explored; however, from the experience with responses to the
other disturbances the nature of the response is expected to be similar.
For further study of response to steps in input voltage, the value of e in
Figure 26 that produced the largest _Vtr, viz 9.4 msec., was selected for investi-
gation of circuit parameter variations and other conditions. Circuit parameters VZ,
R73, R75, LR, CR, and k = Re/K_, itself, were selected as the most likely parameters
for which variations would affect the transient response, k represents the inverse
of the magnetic amplifier rise time and was effectively varied bY changing Nf from
its nominal value of 3 turns to 2 turns and 4 turns to collectively account for
parameters K_ R67 R69, Nf, and R I The parameters defined above were varied one-
, , g'
at-a-time by amounts listed in Table XI and AVtr observed for the 0.75 step in in-
put voltage from 29.0 v to 29.75 v and 475 _ per phase inverter load. No signifi-
cant changes in the output voltage transient were observed for any changes in circuit
parameters.
Some observed results for several other conditions of input voltage, load, and
step size are presented in Table XVl. The data is sparse because of limited effort
but serves to illustrate the highly non-linear character of the loop operation
during transients. With the data in Table XVI a simple linear regression model for
AVtr was obtained as
l_Vtr I = -2.248 + 1.432 Vin - 12.06 lou t + 7.689 _Vin; (20)
however, this expression is not an accurate description of the behavior of _Vtr and
its major utility is the separation of the effect of the individual variables for
determining the direction of influence. For example, _Vtr is shown to increase with
increasing step sizes AVin as anticipated while the effect of increased load (line
current, IL) is to decrease _Vtr. With more data, a more accurate model could be
formulated and would of necessity include higher degree terms to account for non-
linear effects such as the known non-linear dependence on _Vin.
Consideration of transients caused by switching from one redundant timing
generator to the other was limited to observing a number of responses at different
inverter load conditions. No attempt was made to control the time at which the
switching occurred; however, for a number of sequential observations at fixed loads,
the transients appeared to be very similar. Typical transients for the extremes of
no load and full load are presented in Figure 28. During the swltch-over, the out-
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TABLEXVI
Summaryof Results for Measurements of
Transient Response to Step Disturbances in Input Voltage
Input Voltage
V.
In
(volts)
29.0
Output Voltage
Line Current Step Size Maximum Deviation
Iout AV.In AVtr
(amps.) (volts) (volts)
0.42 0.75 -40
26.6 0.60 2.8 -50
30.0 0.60 2.8 -55
24.0 1.2 5.5 -60
30.0 0 0.55 -45
put essentially disappears for about three cycles and then resumes operation. The
maximum voltage deviation thus greatly exceeds the typical requirements of 5%. The
damped oscillations in the waveform envelope during the restart are dependent on
load with decreased amplitude and increased damping occurring with increased load.
The switchover process is further complicated by the initial states of the activated
flip-flops in the pulse sequence generator and the timing pulse amplifier stages that
follow.
A startling effect apparent in the oscillograms in Figure 28 is a distinct in-
crease in frequency just following the restart, continuir_ for several cycles, and
then returning abruptly to the normal frequency. Time has not permitted fully re-
solving the cause; however, observations on the primary oscillator output identifies
the crystal as the source. In the no load transient of Figure 28, the frequency in-
crease is 50% to 600 cps for a duration of 17 cycles, while in the full load transient,
the increase is to 525 cps for a duration of II cycles. The same effect is apparent
in the turn-on transient which is shown in Figure 29 and discussed below, with a
frequency of 480 cps present for a duration of I0 cycles. The potential seriousness
of this effect has not been assessed but is dependent on the inverter application.
Some further discussion on this effect is presented in Section 3.3.4.3.
(3) Turn-on and Turn-off Modes
Major attributes of interest during these modes were voltage overshoot during
turn-on and turn-off times. Consideration was limited to observing transients for
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No Load
Vertical Scale: 50 V per dlv.
Horizontal Scale: 20 msec. per dlv.
Figure 28.
Full Load
Vertical Scale: 50 V per dlv.
Horizontal Scale: 20 msec. per div.
Typical Output Transients for Switching from One
Redundant Timing Generator to the Others
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Turn-on
Vertical Scale: I00 V per div.
Horizontal Scale: 5 msec. per div.
Turn-off
Vertical Scale: i00 V per div.
Horizontal Scale: 5 msec. per div.
Figure 29. Typical Output Voltage Transients During Turn-on and
Turn-off
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an input voltage of 30 vdc and half-load conditions (lou t = 0.6 amp.). Typical
transients are shown in Figure 29. Both turn-off and turn-on occur within 20 msec.
Voltage over-shoot during turn-on is approximately 40 v or about 25% of the peak
voltage thus exceeding the 15% stated requirement. From the transient response
analysis described above, this can be expected to improve with increased load and
lower input voltage.
3.3.3.3 Overcurrent Protection Loop (Element 19)
This section presents a brief analysis of the static inverter overeurrent pro-
tection (OCP) loop. Its purpose is to limit output voltage and current of the in-
verter during the overload mode of operation. The OCP loop operates in parallel
with the voltage control loop as shown by the functional diagram in Figure I0, but
is active only during excess output current demands. The static and dynamic char-
acteristics of the OCP loop are similar to those of the voltage control loop, and
maximum use is made of the analysis of the voltage control feedback loop.
An analysis of the voltage control loop was presented in Section 3.3.3.2. The
equation,
R
dT e
7_+K--_ = C1 + C2V , (21)
was used to describe the feedback portion which included the voltage error detection
circuit and the magnetic amplifier. In deriving this equation, those terms repre-
senting the overcurrent control winding were neglected. If the derivation is re-
peated including the overcurrent control winding terms, Equation (21) becomes
d_ Re ReN_Nc2 (22)
-_+ K----_= CI + C2V + VgRc2 Vc2'
where Nc2 is the number of turns in the overcurrent control winding and Vc2 and
Rc2 are the source voltage and impedance of a Thevenin's equivalent for the drive
circuit, i.e., the overcurrent detection circuit. The other parameters have been
previously defined. Vc2/Rc2 is the control current in the overcurrent control
winding, Ic2. The overcurrent protection loop has no effect on the analytical des-
cription of the forward portion of the loop, and that by determining the relation-
ship between output line current I L and Ic2 , Equation (22) will provide for a static
and dynamic description of the static inverter in the overcurrent mode of operation.
A linear magnetic amplifier transfer characteristic was assumed to derive Equation
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(21), however,andwill be valid only while the magneticamplifier is operating in
its linear region.
To examinethe relationship betweenIL and Ic2 , reference is made to the over-
current detection circuits (ODC) of Figure 51. The steady-state relationship is
considered initially, and a consideration of transient conditions will follow. It
was shown that the three-phase rectifier voltage in the ODC was 6.05 volts per rms
ampere of output line current. Consequently, for the ODC circuit, the equations
describing the operation are
6.05 1L VZ2 - VBE - (Ic2 + IB) R60
R61 = IR29 + IB,
Ic2 = hFE I B , and (23)
where VZ2
V
BE
IB
hFE
VBE - V I
IB = bE ;
= the zener voltage of CR148,
= Q35 base-emitter voltage,
= Q35 base current,
= Q35 dc gain, and
V ! and __E are Q35 base-emitter characteristics defined in Figure 30.
From Equation (23), it can readily be determined that
Ic2 = C31 L + C4
where
(24)
6.05 hFER29
= and
C3 [RBE +(i + hFE ) R60] R29 + (RBE + R291 R61'
hFE(VIR29 - VIR61 - Vz2 R29)
C4 = _BE +(I + hFE ) R60] R29 + (BE + R29) R61 "
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IB
/
AVBE
___j _E = AI B
V 1 = .6V
VBE
-- = 160_
Figure 3_ Assumed Q35 Base-Emitter Characteristics.
Assuming that hFE = 20, V I = 0.6 V and RBE = 160 Q, (hFE is a specified minimum in
the region of V I and RBE are measured values) Equation (24) evaluates to
Ic2 = (5.54 1L 7.5) 10 -3 amperes.
Since Ic2 can not be negative, this is valid for I L > 1.35 amps. For IL < 1.35 amps,
Ic2 = 0. It is interesting to note that the threshold value for IL evaluates to ap-
proximately the value quoted in Section 3.3.4.12.
Substituting Ic2 from Equation (24) for Vc2/Rc2 in Equation (22), yields
dT R
e ReN_Nc2 (25)
= (C31 L + C4).
-_+ K--_ Cl + C2V + Vg
It is emphasized again that Equation (25) is valid only when IL > C4/C 3. If
IL < C4/C3, Equation (25) reduces to Equation (22). For the region in which
Equation (25) is valid, it can be rewritten as
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where
RdT e
+ K--_= C5+ C2V+ C61L (26)
ReN_Nc2 C4, andC5 = C1 + V
g
C6 = ReN?c2v C3"
g
Equation (26) is a valid steady-state description of the combined feedback
loops. It is also valid for transient conditions in which IL is increasing since
the time constant for C4 in Figure 51 will be small because of the low equivalent
source impedance of TII - TI3 and CRI05 - CRII0. For IL decreasing, however, an
additional first order lag is introduced due to C8 discharging through a minimum of
33 ms which is large with respect to K_/R e. No additional consideration has been
given a transient solution, however. Q35 is operating in a region in which hFE
changes rapidly with Ic2 and it would be difficult to obtain accurate transient so-
lutions without an extensive computer program. It is also probable that the mag-
netic amplifier will not operate in a linear region of its transfer characteristics
with the static inverter in an overcurrent mode of operation.
3.3.4 Analyses for Small Circuits
In the following sections, a brief summary of the analysis of each element of
the static inverter is presented. Generally, only the conclusions of the analyses
are presented. A functional description of each element and its interconnection
with other elements was presented in Reference I and will not be repeated. A pre-
liminary design analysis of each element has been presented in Reference 2. Those
analyses were presented in detail, and generally were a worst-case, i.e., worst-case
inputs were assumed, hut nominal or measured component parameter values were fre-
quently used in the absence of component characteristic data. As meaningful compo-
nent characteristic data became available, the analyses of Reference 2 were repeated
for actual worst-case conditions, but only in those cases in which the results or
conclusions changed significantly will any details be included in this section. The
component stress analysis in Section 3.3.1.3 reflect the results of the latest element
analyses with respect to component applications.
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3.3.4.1 Six-volt dc RegulatedSupply
3.3.4.1.1 Original Version (Element21)
Schematic: Figure 31.
Function: Provide regulated B+voltage to the elementsof the timing generators
via the electronic switch.
Input: 25 - 30 vdc (inverter input).
Load: 65 macomputedin Reference2.
Attributes: (I) Output voltage.
(2) Output voltage ripple.
Remarks: In the preliminary design analysis of Reference2, it wasconcluded
that the redundancyschemeused in this circuit resulted in the dissipation of more
powerthan wasnecessaryand it wassugguestedthat the circuit function could be
performedwith fewer parts and increased efficiency. The suggestedcircuit also e-
liminated a critical failure mode,the opencircuit failure of CR145or CR146. The
design has since beenmodified, however, such that a non-redundantsix-volt supply
is included in eachof the redundant timing generators. Themodified circuit is
shownin Figure 32 and discussed in Section 3.3.4.1.2.
!R83
>619fl
>
[
!
> R27
_)1.5kn
1
R81
-----VVV%
20O0
Unregulated
25 - 30 Vdc
I R82
200_
<bR84
'_619_
CR145 _
R28
1.5k.Q
CRI40
CRI3!
' CR146
6 Vdc to
Timing Circuits
Figure 31. Regulated Slx-volt dc Supply (Original Version)
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The design of this circuit is concluded to be adequate. It will function as a
low impedance, zener source for all expected conditions, and the output voltage will
be between 6.2 and 7.5 vdc. The internal power dissipation is not excessive in view
of the limiting efficiency of 20% (6/30 × 100%), and all components are well within
their rated capabilities. The output voltage ripple is negligible.
At room temperature, the six-volt supply has been observed to draw 263 ma at
30 volts from the primary voltage supply and supply 63.8 ma at 7.25 volts to the
electronic switch. These correspond to an input of 7.9 watts, an output of 463 mw,
and an efficiency of 5.9%. The output voltage has been observed to change approxi-
mately 4% over the temperature range of interest. No effort was made to select a
zener diode with any particular temperature characteristics for the six-volt
reference.
3.3.4.1.2
Schematic:
Function:
Input:
Load:
Attributes:
Modified Version (Elements 21M-I and 21M-2)
Element 21M-I is shown in Figure 32. Element 21M-2 is identical.
Provide regulated B+ voltage to the timing generator elements.
24 - 30 vde derived from the inverter input via the electronic
switches (modified version).
145 ma max. This current requirement is significantly greater
than that stated for the original version in Section 3.2.4.1.1 and
represents the maximum anticipated load requirements of a modified
version of the timing generators being considered.
(I) Output voltage.
(2) Output voltage ripple.
Unregulated 24 - 30 Vdc
via Electronic Switch
Figure 32.
CR145
R81
) i14_
T
C9
150uf
o To Timing Circuit
Regulated Six-volt dc Supply (Modified Version)
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Remarks: Themodified six-volt supply is simpler in design than the original
version. It also provides for an increase in load over the original version and
eliminates any unnecessarypowerdissipation whenoperating at its load capacity of
145ma. Its nominal efficiency ranges from 9.3%for an output current of 65 mato
a maximumof 23.4%at 145ma. Theoutput voltage will be within 6.5 and 7.2 vdc for
all expectedconditions, and the supply will function as a low impedancezener voltage
source for the minimuminput voltage, i.e., 24 vdc. The zener diode, operating in
the breakdownmode,will attenuate any ripple on the input voltage; and, with capac-
itor C9on the output, the output voltage ripple is expectedto be negligible. From
the stress analysis of Section 3.3.1.3 all componentsoperate well within their
rated capabilities.
The failure modeand effects analysis in Section 3.3.1.2 identlfies a potential
improvementin the simpler, modified design. The modified version represents a
slight loss of advantageon the basis of simple failure logic over the original
version by separating the redundant supplies in this manner. However,it is shown
in Section 3.3.1.1 that within the limits of precision of failure rate data, there
is no significant difference in the overall inverter successprobability.
Themodified electronic switch has not beenbreadboardedand no experimental
observations have beenmade.
3.3.4.2 Electronic Switches
3.3.4.2.1 Original Version (Elements22 and 23)
Schematic: Element22 is shownin Figure 33. Element23 is identical.
Function: Close the 6 volt supply to the timing generator or openthe 6 volt
supply from the timing generator if the alternate channel is active.
Inputs: (i) 6 vdc from the six-volt supply.
(2) zero or 6 vdc to the alternate channel electronic switch
(element23).
(3) two complementary,positive going 400 cps squarewavesfrom
the alternate channelPulse SequenceGenerator (element 31).
Load: Nominally65 matotal at 6 volts to the timing generator elements
and the alternate channel electronic switch.
Attributes: (i) output voltage.
(2) output voltage ripple.
Remarks: Theoriginal design of the electronic switch is adequate. As an open
switch, the base-emitter junction of Q22is reverse biased by approximately 3 volts
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and the collector (switch) current is negligible. In the absence of the complimentary
hold-open signals from the alternate timing generator, Q22 will become forward biased
and approximate a closed switch in the six-volt bus. The voltage output of the
electronic switch is reduced by the VcE(sat) drop of Q22. The output voltage will re-
main between 5.8 and 7.4 vdc for all expected input conditions, and the output voltage
ripple is filtered to a negligible level by C9. The stress analysis of Section
3.3.1.3 shows that all components are applied well within their rated capabilities.
Continuing with the data recorded for the original 6 volt supply, the closed
electronic switch has been observed to supply 51.5 ma at 6.42 volts to the associated
timing circuit from an input of 63.8 ma at 7.25 volts from the 6 volt supply. The
difference between the input and output currents is the current supplied to forward
bias Q22 and to operate the alternate channel switch.
3.3.4.2.2 Modified Version (Elements 22M and 23M)
Schematic: Element 22M is shown in Figure 34. Element 23M is identical.
Function: Close the primary voltage source to the six-volt supply, or open
the primary voltage source to the six-volt supply in the event that
the alternate timing generator is active.
Inputs: (i) 28 vdc from the primary voltage source.
(2) zero or 28 vdc from the alternate channel electronic switch.
(3) two complimentary, positive going 400 cps square waves from
the alternate channel pulse sequence generator (element 31).
Load: 28 volts at 220 ma total to the six-volt supply and the alternate
channel electronic switch.
Attributes: Output voltage.
Remarks: The configuration of the modified electronic switch is identical to
that of the original version except that the Q22 collector-emitter capacitor (C9 in
Figure 33) has been removed and capacitor C16 has been added across the base-emitter
terminals of Q22 in the modified switch (Figure 34). Since the modified switch
controls the 28 vdc and supplies it to the six-volt supply rather than controlling
the 6 vdc to the timing generator elements, the output voltage ripple is of much less
concern and ripple introduced by the periodic demand of the alternate channel elec-
tronic switch will be acceptable. C16 will isolate the switch from any effects of
ripp%e introduced by the hold-open circuit.
A complete review of the modified switch is not possible because the design of
T9 is unknown. However, some conservative assumptions have been made concerning
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the design requirement and an analysis completed. Since this analysis has not been
included elsewhere, some of the details are included herein.
When operating as a closed switch, the hold-open circuit of the modified elec-
tronic switch is inactive, and the minimum base drive to Q22 (2N3204) is estimated
to be
_25 - l)v 15.25 ma.
IB (min) = 1576_ =
Assuming a minimum worst-case hFE of 20, I B will saturate the switch for a maximum
collector current of
Ic(max) = (20) (15.25) ma = 205 ma.
The maximum IC, i.e., switch current, will be less than 200 ma.
In open-switch mode of operation, a reverse bias of 3 volts across the base-
emitter junction of Q22 will give an open circuit. Therefore, the secondary center-
tap voltage must be
1940Q
VCT = 33V X i-_ = 45 volts,
and the secondary induced voltage must be
V S = (45V - 30V + IV) = 16 volts.
Therefore, the required transformer turns ratio can be determined as
NS VS 16
.-; : : : 0.64.
The maximum T9 secondary current will be approximately
30V + 16V - IV 45
:-- ma = 23.8
Isec 465_ + 1425n 1.89 m_
and the maximum primary current will be
Ipr i _ 0.64 × 23.8 ma : 15.2 ma.
The T9 primary current is the required collector current for QI5 and QI6 (S2N2034A's).
Assuming a minimum worst-case hFE of 20, the required base current will be
IB(QI5 ' _ 15.2 ma 0.76 ma.16) 20 =
I00
This requirement is compatible with the driving flip flop (SNblIA) capabilities.
The componentstress analysis in Appendix E shows that all components are ap-
plied well within their capabilities for the conditions assumed in the preceeding
analysis.
Since the modified electronic switch has not been breadboarded, no experimental
observations have been made of the circuit.
3,2.4.3
Schematic:
Function:
Input:
Load:
Attributes:
Primary Oscillators (Elements 24 and 25)
Figure 35.
Provide a 76.8 kc signal to the frequency countdown circuit
suitable for switching the first stage flip flop.
6 vdc from the six-volt supply.
First stage flip flop of the frequency countdown circuit.
(I) Output frequency stability
(2) Output signal amplitude
(3) Output signal fall time
Regulated 6 Vdc
I
8.25 kn _5.62 kn
47 pf..
_f I l Output to
6--AA_ _ o
I _ 3@0"kfl " I FrequenCYcountdown
68.1 :
Figure 35. 76.8 kc Primary Oscillator
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Remarks: Since the inverter output frequency is completely determined by the
primary oscillator, the output frequency of the oscillator is its most important
attribute. The oscillator frequency is, in turn, controlled solely by the crystal
which is selected to meet the required specifications. Since it is anticipated that
the primary frequency source will be redesigned, little attention was given to the
primary oscillator except to note its attributes and that no component in the oscil-
lator is stressed appreciably with respect to its rated capacity.
In Section 3.3.3.2, it is noted that when the static inverter is first turned
on or when it is caused to switch from one redundant timing generator circuit to the
other, a distinct shift in output frequency occurs. The inverter frequency is ini-
tially greater than 400 cps, e.g., 480 cps, 525 cps and 600 cps; and their durations
have been for several cycles, e.g., i0. The change from the initial output frequency
back to the 400 cps is a step function.
The source of the output frequency shift has been traced to the primary oscilla-
tor where the change occurs more linearly over many cycles. Since the ratio of the
oscillator frequency to the 400 cps output frequency is 192, a shift in the oscillator
frequency occurring over many cycles would appear as a step change in the 400 cps
output.
Except for the experimental observations noted above, no further study has been
made of the frequency shift. The shift is assumed to be a characteristic of the
crystals in the oscillators. The complete transient is difficult to observe at the
oscillator, and a thorough study is not justified since the primary oscillator will
be replaced. Although the criticality of the observed frequency transient is not
known, numerous difficulties could result from an initial "low" frequency that per-
mitted the square-loop transformers to saturate.
3.3.4.4 Frequency Countdown Circuit (Elements 26 and 27)
Schematic: Figure 36.
Function: Reduce the crystal controlled 76.8 kc primary oscillator signal
to a 4.8 kc signal.
Inputs: (i) 6 vdc from the six-volt supply.
(2) 76.8 kc, 1.5 volt square wave from the primary oscillator.
Load: (I) Two complementary, positive going 4.8 kc square waves to the
magnetic amplifier driver circuit.
(2) From a parallel output stage, a 4.8 kc positive going square
wave to the clock pulse amplifier.
Attributes: Output amplitude.
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Remarks: The preliminary design review [Ref. 2] concluded that the design of
the frequency countdown circuit conformed to a design configuration recommended by
the manufacturer of the SN511A networks and to the application rules stated by the
manufacturer. The remaining area of interest is the interface between the frequency
countdown and other elements of the inverter. It was concluded that the input from
the primary oscillator was satisfactory and the clock pulse amplifier was an accept-
able load. The interface between the frequency countdown and the magnetic amplifier
driver circuit has been examined in detail [Ref. 3], and it is concluded that the de-
sign is adequate for both the original configuration and the modification recommended
therein.
Some further discussion of the SN511A networks is appropriate at this point.
From the measured characteristics of these flip flops, it was observed that all units
had lower output impedances than claimed by the manufacturer [Ref. 3]. The switching
times were not measured for individual units because switching times of these circuits
are more than adequate for the relatively low switching frequencies in this
application.
In Section 3.3.4.6 some observed difficulties with the SN511A networks in the
pulse sequence generator application are described. Similar difficulties were not
observed for the frequency countdown circuit application; in fact, malfunctioned
units from the pulse sequence generator were observed to operate normally when
placed in the frequency countdown circuit.
I
_andom Nois_
Generator
GR 1390B I
i
V
CC
,I,I
6_dc
I
T
V *
cc q
I I
_ SN511A
Flip- flop
1
Ran_om Nois 4
Generator |
GR 1390B |
l
"2.
I
Recorder
i
Figure 37. SN511A Noise Experiment
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Theblock diagramof Figure 37 illustrates a simple experimentperformedto
gain somefamiliarity of SN511Aflip flop sensitivity to noise. With
Vnl = Vn2 = i00 mv rms, the flip flops under test changed states frequently. With
Vnl = Vn2 = 60 mv rms, the flip flop under test averaged changing states seven times
in a 24 hour period, and two times in a 24 hour period for Vnl = Vn2 = 40 my rms.
The experiment described was not extensive enough to justify any conclusions, and the
results are included here as a matter of interest.
Flip flop failures that occurred during the course of this project are reported
in Appendix G.
3.3.4.5
Schematic:
Function:
Input:
Load:
Attributes:
Clock-pulse Amplifier (Elements 28 and 29)
Figure 38.
Reduce the amplitude of the 4.8 kc output from the frequency count-
down circuit for driving the pulse sequence generator.
(I) 4.8 kc square wave from the frequency countdown circuit,
(2) 6 vdc from the six-volt supply.
Pulse Sequence Generator, i.e., six R-S flip flop clock pulse
terminals.
(I) Output amplitude.
(2) Output pulse fall time.
4.8 kc
R46
From
Frequency
Countdown Ik_
6 Vdc Regulated
I R42
i .5k_
10l_
R47
< 475_
Figure 38. Clockpulse Amplifier
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Remarks: It waspreviously concluded[Ref. 2] that the design of the clock
pulse amplifier (CPA)wasadequatein all respects. Thehigh-level output pulse
voltage is between1.47 and 1.76 volts (adequatefor the clock pulse input to the
pulse sequencegenerator) for all expectedconditions, and all componentsare applied
within their rated capabilities.
It waspreviously suggested[Ref. 2] that the CPAmight possibly be eliminated
since it was concludedfrom the SN511Amanufacturer's data sheet that the SNSIIAout-
put from the frequency countdowncircuit wasadequateto drive the clock pulse input
to the pulse sequencegenerator. Experimentally, the CPAwas removedfrom one of
the timing generator circuits and the inverter wascausedto operate with that timing
generator active. Theoperation was intermittent as required by the test program.
Theinverter operated satisfactorily at the expectedtemperatureextremeswithout
switching to the normal timing generator. As described in detail in Section 3.3.4.6,
frequent difficulties with the pulse sequencegenerator were observedstarting after
several monthsof operation in this manner.
After several failures of the type described, the CPAwas replaced and the
difficulties terminated. It was then concludedthat the CPAis essential to the
reliable operation of the pulse sequencegenerator. After replacing the CPA,however,
additional failures of the pulse sequencegenerator have occurred. Since the dif-
ficulties described for the pulse sequencegenerator have not beenresolved, it is
recommendedthat use of the CPAbe continued.
TheCPAwasalso usedas a test circuit to investigate the NET-I computerpro-
gramfor circuit analysis. The circuit was loaded by a circuit simulating the
SN511Aflip flop and both transient and steady-state analyses performed. Except
for the evaluation of the computeranalysis technique itself, the only additional
information of utility from this effort was further verification that switching
transients for the low frequencyapplication involved are of no concern.
3.3.4.6 Pulse SequenceGenerator (Elements30 and 31)
Schematic: Figure 39.
Function: To convert the 4.8 kc clock pulse from the clock pulse amplifier to
a train of six positive-going 400 cps squarewaves, and a logical
complementof each, that are phasedisplaced by 30 electrical
degrees.
Input: (i) 6 vdc from the regulated six-volt supply.
(2) 4.8 kc positive going squarewavefrom the clock pulse
amplifier.
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Load: Each fllp flop in the pulse sequence generator drives a timing
pulse amplifier via the coupling circuits (elements 34 - 45). In
addition one flip flop in each of the timing generators (elements
38 and 44) drives the alternate generator electronic switch as a
parallel load.
Attributes: (I) Output voltage.
(2) Output current.
Remarks: The application of the six SN511A and single SN514 networks in the pulse
sequence generator (PSG) conforms to the application rules reconlnended by the manu-
facturer, and the PSG design configuration is nearly identical to a Johnson counter
arrangement also recon_nended [Ref. I0]. In a design reliability study of the PSG
load circuits [Ref. 3], the SNblIA networks were considered adequate as driving
sources for the timing pulse amplifiers. From all application considerations the
design of the PSG is considered sound; however, there have been certain difficulties
observed during breadboard circuit operation which preclude firm conclusions with
regard to design adequacy without further detailed investigation. These difficulties
are described in more detail below.
As described in Section 3.3.4.5, the clock pulse amplifier (CPA) was removed
from one of the timing generator circuits in the inverter breadboard to experimentally
assess the feasibility of its elimination. In addition to pulse shaping, the CPA
normally provides a high-level clock pulse voltage between 1.47 and 1.76 volts.
According to the SN511A network manufacturer's data sheet, the input clock pulse
amplitude can exceed the V voltage, 6 vdc minimum in this case. The required
cc
threshold amplitude is less than 1 volt, thus the normal CPA output is adequate as a
clock pulse input to the PSG. With the CPA removed and the clock pulse input pro-
vided directly from an SNblIA emitter follower output in the frequency countdown
circuit, the high-level pulse amplitude is typically 3.6 volts and the pulse shape
is considered acceptable for a clock pulse.
With the CPA removed from one of the redundant timing generator circuits,
breadboard circuit operation was always initiated so that that circuit was active.
Operation was intermittent as required by the test program. The breadboard con-
tinued to operate successfully at room temperature and during special tests under
low and high ambient temperature extremes without switching to the timing generator
which still contained a CPA.
After a period of several months of intermittent operation, malfunctions be-
gan to occur which were usually manifested by failures in the timing pulse amplifiers.
Further investigations revealed these failures to result from lack of symmetry in
duty cycle in the complementary driving signals from the PSG fllp flop outputs.
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By trial and error the individual flip flop causing the discrepancy could be
located, and when replaced with new units, operation would resume normally. The
discrepant flip flop units appeared to function normally in a test circuit and also
operated successfully when placed in the frequency countdown circuit.
After several failures of this type, the CPA was replaced in the circuit, re-
turning the input clockpulse waveform and a_plitude to normal. The PSG operation
resumed normally, even with the flip flop units which had previously malfunctioned.
At this point, it was concluded that the amplitude of the input clockpulse is critical,
and should he considerably less than the V voltage. A later letter communication
CC
from the SN511A network manufacturer confirmed only that the input clockpulse input
should be less than the V voltage. Verbal communication with some users revealed
CC
an undocumented application rule of about Vcc/3 as a good clockpulse amplitude. It
was thus concluded that the CPA was critical to reliable operation of the inverter
and should he employed. Due to the success achieved with the frequency countdown
circuit this same restriction does not appear to apply to the SNSIIA networks in that
application.
While continuing breadboard operation with the CPA included, further discre-
pancies of the type described above have been observed. This has occurred with the
PSG circuit in both timing generator circuits, hut because fllp flop units had been
freely interchanged without keeping track of individual units it is not possible to
identify whether these additional discrepancies were caused by the same units that
had previously malfunctioned. The problems associated with this observed phenomena
have thus not been resolved and it cannot be firmly concluded that the trouble re-
sulted solely from the input clockpulse amplitude. The flip flops h_ve obviously
degraded with time and operation; however, no quantitative measure of degradation
can be stated.
The problem described above introduces much uncertainty in the performance
capability of the PSG and will require more study for resolution. The most logical
approach is a test program to measure the effect of extended operation under dif-
ferent conditions. A considerable amount of design information and assurance could
result from constructing several circuits with the PSG configuration and operating
these under controlled conditions of clock pulse amplitude, V voltage, flip flop
CC
load and ambient temperature with the experiment designed to include several levels
of each, The pulse duty cycle of either flip flop output should be monitored to ob-
serve for malfunctions. Use of the PSG configuration (or a similar one providing
closed loop operation of the flip flops) is emphasized because it is possible that
the recycling loop arrangement may he the maln stimulus giving rise to the observed
anomaly. This suspicion is generated to some extent by the fact thatmalfunctioning
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units operated successfully as flip flops in open loop in a test circuit and in the
frequency countdown circuit. Further checks of this effect could be made by con-
ducting a parallel experiment with the tests described above to test some units in
open loop.
The existing uncertainty in the PSG performance provides adequate justification
for employing redundancy in the timing section even though the comparison of pre-
dicted mission success probabilities with and without redundancy computed in Section
3.3.1.1 shows only slight improvement.
3.3.4.7 Coupling Circuits
3.3.4.7 .i
Schematic:
Function:
Original Version (Elements 32 - 45)
Figures 40 and 41.
Couple the active timing generator to the timing pulse amplifiers
(TPA's) and the magnetic amplifier driver circuit, and to isolate
the inactive timing generator from the active timing generator.
4.8 kc
Timing _,
m,1
Circuit A I Magnetic Amplifier
Driver Circuit
4.8 kc Input
Timing
F1
Circuit B
Figure 40. Coupling Circuit (Original Version) Between the Frequency
Countdown Circuits and the Magnetic Amplifier Driver Circuit
(Elements 32 and 33)
400 cps
Timing
Circuit A
400 cps
Timing
Circuit B
Timing Pulse
Amplifier Input
Figure 41. Coupling Circuit (Original Version) Between the PSG Outputs
and the Timing Pulse Amplifiers (Elements 34-45)
ii0
Input: (I) Positive-going 4.8 kc squarewavesto elements32 and 33 from
the frequencycountdowncircuit.
(2) 400 cps squarewavesto elements34 - 45 from the PSG.
Load: Less than I0 mato both the TPA'sand the magneticamplifier driver
circuit.
Attributes: Forward voltage drop.
Remarks: The coupling circuits form diode OR gates to connect the active
timing generator to the timing pulse amplifiers (Figure 43) and the magnetic ampli-
fier drive circuit (Figure 53) while isolating the inactive timing generator. The
output voltage levels from the inactive timing generator are nominally zero, and the
output voltage levels from the active timing generator are positive. Consequently,
the coupling circuit diodes between the inactive timing generator and the coupling
circuit loads are reverse biased.
It was concluded that the base drive current to the TPA's for worst-case condi-
tions was inadequate [Ref. 2]. Subsequent analyses with improved component data con-
firmed this conclusion and a modification of the coupling circuit and the TPA input
circuit was suggested to provide for an Increased minimum value of base current to
the TPA transistors [Ref. 3]. Since the proposed modification also increased the
reliability of the circuit, it was also proposed as a modification for the magnetic
amplifier drive circuit and its associated coupling circuits. The modified coupling
circuits are discussed in the following section.
3.3.4.7.2
Schematic:
Function:
Inputs:
Load:
Attributes:
Modified Version (Elements 32M - 45M)
Figure 42.
Same as original version.
Same as original version.
Same as original version.
Resistance.
Timing Circuit A
Timing Circuit B
--VVV%
Magnetic Amplifier
Drive Circuit
or Timing Pu se Amplifier
Input
Figure 42. Coupling Circuit--Modified Version (Elements 32M-45M)
Iii
Remarks: Themodified coupling circuits resistively couple the timing generator
circuits to the TPA'sand the magneticamplifier drive circuit. In both cases, the
diode ORgates are removedand the two timing generators are coupled to the modified
TPA'sand the modified magneticamplifier drive circuit through paralleled resistors.
Themodified configurations are discussed in detail in Section 3.3.4.8.2 and in
Section 3.3.4.14.2 and it is concludedthat the modifications provide for adequate
transistor base drive to the loading elements, adequateisolation betweenthe two
timing generators, and increased circuit life [Ref 3].
3.3.4.8 Timing Pulse Amplifier
3.3.4.8.1 Original Version (Elements46 - 51)
Schematic: Figure 43.
Function: Amplify the complementary400 cps positive-golng squarewaveout-
puts of the PSGto provide adequatedrive for the powerconverter
stages.
RI
qi
392_
_5
m
392fl
R2
R15 1.5k
) RI6 _
i.5k
Input to Power Converter
Unregulated dc
Figure 43. Timing Pulse Amplifier (Original Version)
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Inputs: (I) Complementary 400 cps positive-golng square waves from the PSG.
(2) Unregulated dc inverter input; nominally 28 vdc.
Load: Base-emitter circuits of the power converter stages.
Attributes: (I) Output voltage amplitude.
(2) Output current.
Remarks: An analysis of the timing pulse amplifier (TEA) circuit concluded that
the base drive to the TPA transistors was inadequate [Ref 2]. Subsequent analyses
with improved component data confirmed the inadequacy of the worst-case base drive
to the TPA transistors, and the base drive problem was examined in detail [Ref. 3].
It was suggested that the minimum base drive current be increased by modifying the
coupling circuits between the PSG's and the ETA's, and modifying the TPA input
circuit. The suggested modification was examined in detail.[Ref. 3] and is described
briefly in the following section. In all other respects, the design of the TPA is
adequate and all components are applied within their rated capabilities.
3.3.4.8.2
Schematic:
Function:
Inputs:
Loads:
Attributes:
Modified Version (Elements 46M - 51M)
Figure 44.
Same as original version.
Same as original version.
Same as original version.
Same as original version.
Remarks: Figure 44 illustrates the TPA modification for element 46M. In this
version, the original diode coupling circuits are replaced by resistive networks that
include the base input resistors of the original TPA's. The PSG flip flops from one
timing generator drive the TPA transistors through the original base circuit resistors,
e.g., RI and R2 in Figure 44, and the PSG fllp flops from the second timing generator
couple to the TPA transistors through resistors added in parallel with the original
TPA base circuit resistors. In the original version of the TPA's, RI - RI2 are
392 _ resistors. In the modified versions, these resistors are in the coupling cir-
cuits and their values are changed. RI - R8, RII - RI2, RI t - R8 t and RII / - RI2 t
are 582 fl resistors; and R9, RIO, R91 and RI0 t are 476 _ resistors. The latter four
resistors are associated with the PSG fllp flops that also drive the electronic
switches as parallel loads.
It has been demonstrated that the modified configuration provides adequate
isolation between the active and the inactive timing circuits, adequate base drive
for the TPA transistors under worst-case conditions, and increased reliability.
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Timing Circuits
A
PSG I L
flip-flop I
Coupling
Circuits
iode-quad I RI
J RIS_
[ I RI6_
piode-quad |
--J coupling, _- _
_e e Fig. 411 R2
TPA
TI4
To Power
Converter
Original Version
Unregulated dc
Timing Circuits
A
Coupling
Circuits
RI
PSG _ '
flip-flop
B
i PSGflip-flop
l
RI5
RI6
TPA
Unregulated dc
Modified Version
FiRure 44. Illustration of the TPA and Coupling Circuit
Modification
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3.3.4.9 PowerConverters (Elements 52 - 57)
Schematic: Figure 45.
Function: Convert the controlled dc voltage to the three-phase, 400 cps out-
put voltage.
Inputs: (I) Complementary, 400 cps square waves from the timing pulse
amplifiers.
(2) Controlled dc voltage from the voltage regulator circuit.
Load: Inverter output load via the output circuit.
Attributes: Voltage amplitude.
Remarks: Although an analysis of the power converters was previously reported
[Ref. 2], some of the conclusions of that analysis were based upon typical or measured
component characteristics which have subsequently been updated. Since come of the
conclusions of the original analysis have also been modified, the analysis is re-
peated here.
Controlled
dc Voltage
_ CRIII
1
CRII3
R31
i CRII2
E _ E CRII4
T1
i
)
Figure 45. Power Converter
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With a 250va load and assumingan efficiency of 80%for the combinedoutput
circuits and powerconverters, eachpowerconverter stage must supply a load of
250 va ffi52 va.
PL = 0.80 × 6
The dc voltage varies with load, and is approximately 20.8 volts at rated load
(resistive) and approximately 18.2 volts at no load. Assuming a maximum VCE(sat )
of 1.0 volt for Q36 and Q37, the average collector current per transistor is
estimated as
52 va
Ic(avg) = (20.8 - 1.0)v × 2
1.31 amperes.
This neglects the current through the reactive diodes which results from the phase
difference between the transistor voltage and current. The three-phase inverter
output voltage is sinusoidal, and the output current to a linear load will also be
sinusoidal. Consequently, the currents in the transformer windings will also be
sinusoidal. The peak primary current which is also the peak collector current in
Q36 will be
I
Ic(peak ) = 2.62 a × .-_7 = 4.12 amperes
where 2.62 a is the half cycle average collector current and 1/.637 is the ratio of
the peak value of a sinusold to its half cycle average.
The minimum base current to the power converter transistors is estimated to be
54
(25 - .3)v_ - i.I v
I B =(min) 2 ffi4.5 ma,
54
[20(3- + .75+5.5] n
where
25 v = minimum input voltage,
0.3 v = VCE(sat _ for QI and Q2,
% J
54/340 = ratio of secondary to primary turns on TI4,
I.i v ffimaximum VBE for Q36 and Q37,
20 _ ffiTI4 primary winding resistance,
0.75 _ = TI4 secondary winding resistance, and
5.5 n = maximum value of R30.
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Consequently, a dc gain, hFE , value of ten (I0) will saturate these transistors for
worst-case conditions. Originally, 2NI016D transistors were specified and are in the
breadboard model. The most recent revision specifies a 2N3432. The rated hFE for
both transistors has a minimum value of 10 at 5 amperes of collector current and at
25°C, and increases with both decreasing temperature and decreasing collector current
in that region. From available data, it is concluded that hFEWill be greater than
I0 at the lower, worst-case collector current and 100°C and, consequently, adequate
for all conditions of interest. It is reco_ended, however, that the transistors
used for thls application be screened to ascertain that the gain is adequate.
The 2NI016D and the 2N3432 are similarly rated for all electrical characteristics
of interest and are adequate for this application.
It was noted in the component stress analysis of Section 3.3.1.3 that the re-
active diodes, i.e., CRIII - CR134, were required to conduct more than their rated
currents. For a zero power factor load, for example, the reactive diodes are re-
quired to conduct for 1/2 of each cycle as illustrated in Figure 46. Consequently,
for these conditions each of the reactive diodes must conduct an average current of
I
Id(avg ) ffi_ Ic(avg)
and a peak current of
= 0.325 amperes,
I
Id (peak) = _ IC (peak)
= 2.06 amperes.
Consequently, the reactive diodes are inadequate for the worst-case peak recurrent
currents required of them. In the event that one diode fails by opening, the re-
quirements are doubled for the parallel unit and it too will probably fall in a short
time. It is recommended that a suitably rated single diode be used as a replacement
for each of the parallel pair of reactive diodes.
It was previously suggested the power dissipation in the power converters could
be reduced without influencing performance or reliability by reducing the secondary
turns on TI4 - TI9 in the output of the timing pulse amplifiers and also reducing the
resistance value of R30 - R41 [Ref. 2]. Such a modification would decrease internal
power dissipation by, for example, approximately 3 watts out of 190 watts.
The component stress analysis of Section 3,3.1.3 illustrates that the design
of the power converters is satisfactory in all other respects.
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Primary __- Diode
Current --,-p/ _%
/ _ Conduction /
', / . _Region / '!
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Volta_e/_ /- I _ /L
Figure 46. V-I Relationship in the Output Transformer Primary Winding
Illustrating Reactive Dio:le Conduction.
Figures 47 and 48 illustrate the performance of the power converters for a
typical application. Figure 47 shows the total current in one primary winding of
TI and the total reactive diode current, i.e., current in CRIII and CRII2 for a 125 va
resistive load. The average total diode current in Figure 47 is estimated to be
28 ma, and the peak current is 700 ma. Figure 48 shows the total current in the
primary of TI and the reactive diode current for a 125 va, 45 ° inductive load. For
the inductive load, the currents are reduced. The average diode current, for example,
is estimated to be 4.5 ma, and the peak current is 200 ma. The output filter is
capacitive, and with a resistive external load, the power converters see a capaci-
tive load. With an inductive output load, the power converters see a load that
more nearly approaches unity power factor. Since the output filter is capacitive,
it is assumed that it was designed in anticipation of an inductive inverter load.
Figures 47 and 48 illustrate the difficulties of estimating worst-case condi-
tions for the power converters. The operating conditions are determined by the
external load characteristics, and these are not specified except for magnitude.
The static inverter voltage regulation loop controls the average three-phase
output voltage, but not the balance between the three phases. There is no feedback
control on the output voltage balance as determined by the power converter and out-
put circuit components. Initially, the breadboard model of the static inverter
would not meet the voltage imbalance specifications, and it was necessary to "trim"
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Primary Winding Current
Vertical Scale: 1 a per div.
Horizontal Scale: 0.2 ms per div.
Reactive Diode Current
Vertical Scale: 0.2 a per dlv.
Horizontal Scale: 50 Bs per div.
Figure 47. Power Converter Transformer Primary Winding Current
and Reactive Diode Current for 125 VA Resistive Load
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Primary Winding Current
Vertical Scale: i a per div.
Horizontal Scale: 0.2 ma per div.
Reactive Diode Current
Vertical Scale: 0.2 a per div.
Horizontal Scale: 50 Us per div.
Figure 48. Power Converter Transformer Primary Winding Current and
Reactive Diode Current for 125_+45 ° VA Load
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the turns ratios of two of the power converter transformers. T5 and T6 were trin_ed
to more closely approximate the characteristics of TI - T4 by adding primary turns
in a negative H direction, and a satisfactory balance was achieved. The inverter
voltage balance characteristics can undoubtedly be improved over the breadboard
characteristics by a careful initial selection of transformers.
3.3.4.10
Schematic:
Function:
Input:
Load:
Output Circuit (Element 58)
Figure 49.
(I) Provide the interconnection of the 18 power converter secondary
windings such that a 3-phase, 400 cps output voltage waveform
is generated,
(2) Provide filtering for attenuating the harmonics of the funda-
mental 400 cps component.
(3) Provide power factor correction for inductive loads.
18 square wave voltages with three different magnitudes and six
different phases.
(I) Inverter output load.
(2) Overcurrent detection circuit.
(3) Voltage error detection circuit.
To Over-current
Detection Circuit
TII
el 3
Inputs L2 2_fT 7 2_f 1
Power Inverter
Converters C2 -_ 1 TI3 I 1 Load
To Voltage-error
Detection Circuit
Figure 49. The Output Circuit
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Attributes: (I) Averagethree-phase output voltage.
(2) Output voltage distortion.
(3) Output voltage imbalance.
(4) Output phaseimbalance.
Remarks: Theinterconnections betweenthe eighteen secondarywindings on the
powerconverter transformers to provide a 3-phase, 400 cps output has beendescribed
[Ref. I]. The resulting steppedwaveformis analyzed, and the effect of the output
filter on output distortion and voltage and phaseimbalanceis examinedin detail
in Section 3.3.1.4. Thecomponentstress analysis of Section 3.3.1.3 illustrates
that all components in the output circuit are applied within their rated capabilities.
3.3.4.11
Schematic:
Function:
Input:
Load:
Voltage Error Detection Circuit (Element 59)
Figure 50.
To supply a control winding current to the magnetic amplifier that
is proportional to the output voltage error.
The three-phase, 115 vac inverter output voltage.
Magnetic amplifier control winding; approximately 0.25 ma maximum.
m
VABCA
CR99
bRl00
b CRI CRl01avg
CRI02[CRIO I
i
Three-phase Output Voltage
20kn
R75
'R76
15Kn
CRI47R74 '_
200_ '
ik- 1.5k_
Magnetic Amplifier
Control Winding
Figure 50. Voltage Error Detection Circuit R73
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Attributes: Output current to control winding.
Remarks: The voltage error detection circuit has been described and analyzed
[Ref. 2]. The functional operation of the circuit has been described [Ref. I] and
the component stress analysis of Section 3.3.1.3 of this report shows that the stress
on any component is well within its rated capabilities. As part of the voltage reg-
ulation loop, the voltage error detection circuit has been included in the analysis
of the voltage control loop in Section 3.3.2.2. Sensitivities of the average three
phase voltage output to the parameter values of the voltage error circuit components
for different values of control loop gain were computed and also reported in that
section.
3.3.4.12 Overcurrent Detection Circuit (Element 60)
Schematic:
Function:
Input:
Figure 51.
Provide a control current to the magnetic amplifier in the event
of excessive output current so as to reduce the magnetic amplifier
modulation and limit the output current.
(i) 20 vdc from the regulated 20 volt supply.
(2) Voltages proportional to inverter output line currents via
transformer TII - TI3.
Input
from
TII-TI3
CRII0
CRI07
7_
JR108
CRI05
Rbl q
lOk q
q
CRI06
m
CR148
(_ R61
(, 267_
([
C4 619_ _
33_f
( R60
(
) Ik-l.5k(,
20 Vdc
Regulated
Supply
Magnetic Amp-
lifier Control
Winding
Figure 51. Overcurrent Detection Circuit
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Load: Less than 20 main the magneticamplifier control winding.
Attributes: Impedanceto the magneticamplifier control-winding current.
Remarks: Theprimaries of the transformers in the overcurrent detection circuit
(OCD)have a negligible impedenceto the primary current, i.e., the static inverter
output current; the time constant of the filter on the output of the three-phase
rectifier is sufficiently large to causethe OCDcircuit to be equally sensitive to
an excessive current in one or all output phases; and the average three-phase recti-
fier output voltage is 6.05 volts per rms ampereof llne current [Ref. 2]. The
threshold value of llne current, i.e., the line current at which the three-phase
rectifier voltage is 8.4 volts, is 1.4 rms amperes. The threshold level of the OCD
circuit has beendiscussed in connectionwith an observed failure modein the magnetic
amplifier output circuit [Ref 2]. The conclusions concerning the failure modehave
since beenmodified and are discussed in detail in Section 3.3.4.15 of this report,
but the conclusions concerningthe OCDcircuit remainvalid. The threshold level
of the OCDcircuit is such that the static inverter mayfail due to certain excessive
loads.
With reference to Figure 51, assumethat R60= I k_, i.e., its lowest specified
value; that the base emitter threshold voltage of Q35is 0.45 volts; and neglect any
saturation effects in TII - TI3. For these conditions, the current through R29must
be
"45------Xv=0.728 ma
IR = 619
before the OCP circuit could have any influence on the inverter output current. This
nominally corresponds to a three-phase rectifier voltage of
V R = 8.4 v + (.728 ma) (1.89 k_) = 9.8 volts
where 1.89 k_ is the series resistance of R29, R60 and R61; and to an output line
current of
9.8 v = 1.62 amps
IL = 6.05 v/amp.
where 6.05 is the OCD rectifier voltage per ampere of llne current. If it is assumed
that the threshold value of VBE for Q35 is 0.8 volts, then the nominal value of llne
current is increased to
.8 v
8.4 v + .619 k_ (1.89)k_
IL = 6.05 v/amp = 1.79 amps.
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This value corresponds closely to the experimental value of line current for which
the OCD circuit begins to influence the inverter output that was previously reported
[Ref. 2].
The over-current protection effectiveness can be increased by reducing the value
of line current at which the 0CD circuit begins to limit the inverter output. This
can be accomplished by reducing the zener breakdown of CR148, reducing R60, and/or
increasing R29. This modification could eliminate the failure mode discussed in
Section 3.3.4,15.
Once the OCD circuit becomes effective, it protects the static inverter from
damage due to overloads by quickly reducing the magnetic amplifier modulation and
thus the output voltage. As the external load is increased to a short circuited
output, the inverter goes into a limit cycle operation.
3.3.4.13 20-Volt
Schematic:
Function:
Input:
Load:
Attributes:
dc Regulated Supply (Element 61)
Figure 52.
Provide a regulated 20-volt supply to the magnetic amplifier
driver circuit and to the overcurrent detection circuit.
Unregulated 25 - 30 vdc inverter input voltage.
Less than 97 ma (average) at 20 volts to elements 60 and 62.
(I) Output voltage.
(2) Output voltage ripple.
(3) Output voltage regulation.
Unregulated 25 - 30 Vdc
R72
33n
CR152 I _
d
C847uf
o To Magnetic Amplifier
Drive Circuit and
Control Winding
Figure 52. 20 Vdc Regulated Supply
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Remarks: The20 vdc regulated supply will function as a low impedance,zener
voltage source for all expectedload andenvironmental conditions. Theoutput
voltage remainsbetween18.5 and 21.5 volts for output currents from zero to more
than i00 mawhich is satisfactory for the circuits supplied. Thecapacitor filter,
C8, maintains the output voltage ripple at a negligible level.
The componentstress analysis of Section 3.2.1.1 concludesthat C8and R72
are within their rated capabilities. Caution is advised with respect to CR152,
however. This zener diode is nominally rated to dissipate i0 watts at 25°Cand, in
this application, will dissipate approximately 6.7 watts at worst-case conditions.
Theworst-case conditions correspondto inverter operation in an overload modesuch
that the magneticamplifier is completely turned off, and the current supplied to
the OCDcircuit is negligible. Since the manufacturerof CR152doesnot recormnend
a derating schedule, it cannot be concludedthat the powerdissipation capability of
CR152will be satisfactory at 100°C. It is recomendedthat a higher nominal wattage
rating be specified for CR152,e.g., a powerdissipation rating at 25°C of 15 watts.
3.3.4,14 Magnetic Amplifier Driver Circuit
3.3.4.14.1 Original Version (Element 62)
Schematic: Figure 53
ql
RI3
30i_
..1_
RI4
301f2
Q_7 !
R62
< 2.67kn
( 'R63 !
( _2.67kn
T7
CR97
CR9!
20 Vdc
Input to
Magnetic
Amplifier
Figure 53. Magnetic Amplifier Drive Circuit
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Function: Provide two regulated complementary 4.8 kc square wave inputs to
the magnetic amplifier.
Inputs: (I) 20 vdc from the regulated 20 v supply at less than I00 ma.
(2) two complementary, positive-going square waves from the fre-
quency countdown circuit.
Load: Magnetic amplifier; 2 watts peak.
Attributes: Output voltage amplitude.
Remarks: The design of the magnetic amplifier circuit was concluded to be
adequate [Ref. 2], and subsequent analyses with improved component data have con-
firmed those conclusions. Each component is applied within its rated capabilities,
and the switching transistors are driven into saturation by the minimum base drive
current.
It was pointed out in Sections 3.3.4.7 and 3.3.4.8 that the minimum base current
available to drive the TPA transistors was inadequate to insure saturation. Conse-
quently, a modification was suggested that provided adequate base drive to the TPA
transistors and also increased the reliability of the system. Because of the simi-
larity between the TPA's and the magnetic amplifier drive circuit, a similar modi-
fication was considered and concluded to be desirable for the magnetic amplifier
drive circuit. The modified version is considered in the following section.
3.3.4.14.2
Schematic:
Function:
Inputs:
Loads:
Attributes:
Modified Version (Element 62M)
Figure 54.
Same as original version.
Same as original version.
Same as original version.
Same as original version.
Remarks: This modification is similar to the TPAmodification discussed in
Section 3.3.5.8.2. The original diode coupling circuits are replaced with resistor
networks, and the two timing generators are resistively coupled to the magnetic
amplifier drive circuit. In the original version, RI3 and RI4 are 301 _ resistors;
and in the modified version, RI3 and RI3 I, RI4 and RI41 constitute the modified
coupling circuits (Elements 32 and 33) and are 412 _ resistors. The modified circuit
has been analyzed [Ref. 3] and provides adequate base drive to QI7 and QI8, adequate
isolation between the two timing generators, and increased reliability.
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Figure 54. Illustration of the Mag. Amp. Drive Circuit
and Coupling Circuit Modification
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3.3.4.15
Schematic:
Function:
Inputs:
Loads:
Attributes:
Magnetic Amplifier Circuit (Element 63)
Figure 55
Amplify the voltage error signal and modulate the voltage regulator
so as to reduce the output voltage error.
(I) Two complementary square waves at 12 volts from the magnetic
amplifier driver circuit.
(2) Control winding current from the voltage error detection circuit.
(3) Control winding current from the overcurrent detection circuit.
A maxlmum of 2.68 amps at 3.9 volts to the voltage regulator circuit.
(I) Output voltage.
(2) Output current.
(3) Output modulation.
Control Winding
(over-current protection)
CR149
CR153 _/ _a
T8
T7 _ _ - • QI3
R69
fll c* ° i i
' R67 --
ILl
CR154 CRI50
Unregulated 25 - 30 vdc
Control Winding
(Voltage Control)
Input to
Primary Voltage
Regulator
Figure 55. Magnetic Amplifier Circuit
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Remarks: Themagneticamplifier has beenpreviously described [Ref. I] and
analyzed [Ref. 2]. Experimental efforts have beenvery useful in a continuing study
of the magneticamplifier, and previous conclusions have beeneither substantiated
or modified by the experimental program.
Themagneticamplifier transfer curve has beendescribed [Ref. I], and the
measuredtransfer curve for the magneticamplifier used in the static inverter is
shownin Figure 56. To obtain this data, the control current on the abscissa was
measuredin the voltage control winding of the magneticamplifier, but the results
should be identical for current in either control winding or for the sumof the
currents in both control windings. Figure 56 demonstratesthe negligible effect of
temperatureon the transfer characteristics and the effect of the positive feedback
Half-cycle ConductionAngle
o Nf = 3; IO0°C
18o /
Nf = 3; 28 °C
___Nf = 3;-25°C
. Nf = 0; 28°C
140 °
120 °
I00 °
80 °
60 °
40 °
20 °J
I
-.5 -.25 0 .25
Control Current (ma)
Figure 56.
I I t
Transfer Curves for the Magnetic
Amplifer Circuit
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due to Nf. Increasing the positive feedbackfrom zero increases the gain, i.e., the
slope of the transfer curve, of the magnetic amplifier to the point of instability.
Experimentally, the magnetic amplifier has been observed to become unstable over a
small portion of the transfer curve as feedback was increased. The unstable region
also increased to cover most of the reset region as the feedback was increased
further. The positive feedback is determined by selecting a value of Nf and R69 that
causes the inverter to have the desired voltage regulation. Section 3.3.3.2 of this
report discusses criteria for adjusting the feedback loop gain, i.e., the magnetic
amplifier positive feedback. Experimentally, the loop gain has been increased by
varying Nf and R69 until the average three-phase output voltage increased with in-
creasing load, and further until the static inverter became unstable.
From the transfer characteristics of Figure 56, it is observed that the magnetic
amplifier does not become I00_% modulated, i.e., the half-cycle conduction angle is
less than 180 °, for zero control winding current. This is probably due to the
roundness of the HyMu magnetic amplifier cores. It is observed that for the core
material used , residual flux density is approximately 87% of the saturation flux
density, and the magnetic amplifier operating point at zero control current is
approximately 89% of 180 °. Therefore, roundness in the magnetic amplifier can account
for the less than I00% modulation.
Section 3.0 of Reference 2 discussed a frequently observed failure in the mag-
netic amplifier circuit. It was noted that as the load on the static inverter was
increased beyond rated load, the switching transistors in the magnetic amplifier
output stage, QI3 and QI4, would consistently fail. In Reference 2, the observed
failures were recorded and discussed in considerable detail, and it was concluded
that the power dissipation capabilities of QI3 and QI4 were inadequate. Further
consideration of this failure has led to additional conclusions that are discussed
in the following paragraphs. It is emphasized that this failure has not occurred
when the inverter was operating in a normal mode, but only when the inverter was
supplying a load in excessive of rated load. As the load on the inverter is further
increased, the OCP loop becomes effective to reduce the magnetic amplifier modulation
and protect the inverter circuitry.
Figure 57 shows the collector-emitter voltage waveforms (VcE) for QI3 and QI4
for one-half and full rated load conditions. The ON period for each transistor is
shown in the figure and corresponds to the period that VCE is approximately zero
volts. The period T I corresponds to the period that neither transistor is ON, and
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Vertical Scales: 20 V per div.
Horizontal Scales: 50 _s per div.
Figure 57. Collector-Emltter Waveforms of QI3 and QI4
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decreases as the load on the static inverter is increased. The power dissipated by
QI3 or QI4 is given by
T
1
Pd = _ _ VCEIc dr"
(27)
The use of this relationship is difficult for the waveforms of Figure 57, but as the
modulation of the magnetic amplifier increases, i.e., as T 1 approaches zero, Equation
(27) can be closely approximated by
Pd = [ (VcEIc) 0N
where the last term accounts
TON + (VcEIC)oFF TOFF + Sw.Timef VCEIcdt_T , (28)
for the power dissipated during switching times.
Normally, this term is negligible and TON and TOF F become T/2. Neglecting the last
term in Equation (28), the worst-case power dissipation computed for QI3 or QI4 is
within their rated capacity. It is probable that the switching term in Equation (28)
is not negligible in this application and is the term responsible for the observed
failures. The gain bandwidth product (fT) for QI3 and QI4 is specified by the man-
ufacturer to be within i Mc and 6 Mc. If fT is i MC, for example, and bE is I00
which is a probable value, then f_ can be approximated from
f_ _ fT/100 (29)
to be approximately I0 kc which is much too low for this application. One would
expect the switching term in Equation (28) to become large and the transistor to fail.
A satisfactory solution to this problem would be to screen the transistors to ascer-
tain that fT > 5 Mc. fo can also be increased by reducing hFE , but a minimum value
-
of hFE must also be assured for satisfactory operation.
As the external static inverter load is increased, the modulation of the magne-
tic amplifier increases until T I in Figure 57 approaches zero. Because of the rel-
atively slow switching capabilities of QI3 and QI4, it is probable that both QI3 and
QI4 would be ON at the same time, i.e., T I would become negative, and failure would
follow. In observing this failure, the waveforms of Figure 57 become square waves
and VCE during the ON period begins to increase rapidly. This is indicative of
rapidly increasing collector current due to thermal run-away.
The component stress analysis of Section 3.3.1.3 shows the adequate capabilities
of the static inverter components, including QI3 and QI4, for the normal mode of
operation.
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The dynamicperformanceof the magneticamplifier is also of concern. In
Section 3.3.3.2, the voltage control loop is discussedin detail and it is shown
that the magneticamplifier output, i.e., its duty cycle, is described by
Rd_ e
_+ K--_¢= CI + C2v , (30)
where
T
R
e
/
K,
C I
C 2
V
= pulse width of magnetic amplifier output,
= resistance of equivalent control circuit,
= a magnetic amplifier core parameter descriptive of the slope of the
transfer curve.
= constant determined by circuit parameters,
= constant determined by circuit parameters, and
= rms value of output voltage into a balanced load.
In modeling the voltage regulation loop
evaluate the constants in Equation (30). For steady-state conditions, i.e.,
dT/dt = 0, R in Equation (30) is canceled and the steady-state value of • is
e
(see Section 3.3.3.2), it was necessary to
= C3 + / + CsV).
_ss K¢ (C 4 (31)
Using computed values of the constants, Equation (31) agrees very closely with the
experimentally observed transfer characteristics. However, for transient operation
the experimentally observed value of Re/K_, i.e., the reciprocal of the time con-
stant of the magnetic amplifier, did not compare favorably with the computed value.
Since R e could not be measured directly for comparison, the entire quantity, Re/K _,
was evaluated experimentally. Figure 58 is a sketch of the magnetic amplifier out-
put waveform. By simulating a step function in output voltage V, the ON time of the
magnetic amplifier changes from a value _i to _f. The change should follow the first
order response of Equation (30). Figure 59 is an oscillogram showing the change in
at 2.5 ms intervals in response to a simulated step change in V with the control
loop open circuited. The 2.5 ms displays were obtained by externally triggering the
oscilloscope with a 400 cps signal from the static inverter. From oscillograms such
as this, the magnetic amplifier transient response was plotted on semi-log scale as
shown in Figure 60 for the different magnetic amplifier feedback (Nf) conditions.
The ordinate is interpretated as follows. In response to a step function in V,
solutions to Equation (30) are of the form
134
ON
AT(t)
i--" N\
; \
1
Figure 58. Magnetic Amplifier Output Waveform Defining Tf, Ti, and T(t)
! _(t) t --5 ms
T i
Figure 59. Oscillogram Showing AT at 2.5 ms Intervals
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_(t) = Ti - (_i - _f) (I - e-It)
where i = K_/Re and Ti and _f are the initial and final values of _.
(32), one canwrite
(32)
FromEquation
-it loglo e = loglO[l - A_(t)f]_.1- (33)
where A_(t) is defined in Figure 58 as _i - T(t). Therefore, the slopes of the plots
in Figure 60 are -l lOgl0e for the different values of Nf and the straight lines il-
lustrate that the response is first order. The value of K_/R e for Nf = 3 is 16.6 ms.
Values of the time constant for other values of Nf are also shown in Figure 60.
In Reference I, it was pointed out that the shorted turns (Ns) on the magnetic
amplifier functioned to slow down its response. This was verified experimentally,
but not analyzed in detail.
3.3.4.16 Primary Voltage Regulator
Schematic: Figure 61.
Function: Regulate the average static inverter three-phase output voltage by
pulse modulating the inverter input voltage to control the dc volt-
"age supplied to the power converters.
Inputs: (I) A modulated square wave from the magnetic amplifier.
(2) 28 vdc from the unregulated input voltage source.
Load: A maximum of 250 va of controlled dc at 19 to 21 volts.
Attributes: (i) Output voltage.
(2) Output voltage ripple.
Remarks: The design of the voltage regulator circuit has been analyzed and it
was concluded that, except for excessive ripple current in C5, the design was adequate
[Ref. 2]. Since that analysis, improved component data and more realistic assumptions
resulting from breadboard experience have provided a more accurate design analysis,
and several of the earlier conclusions have been modified. In particular, it cannot
be concluded from published characteristics that base drive is adequate for satu-
rating the voltage regulator transistor switches. It is, however, concluded that a
transistor switch with insufficient gain to assure saturation would be rare.
Except for the small demands of the timing section and the 20 vdc regulated
supply, the input current to the static inverter passes through the primary voltage
regulator. Assuming an efficiency of 80% for the power section of the inverter,
the maximum average current in the regulator is estimated to he
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250 va
I.ln (max avg.) = (25v) (.8) = 12.5 a.
If it is further assumed that the voltage regulator is ON 80% of the time at full
load conditions, the maximum peak regulator current will he
12.5
Ipeak = .---_= 15.5 amps
Assuming the three parallel transistor switches to be perfectly balanced, each
transistor must conduct a maximum current of
15.5 a
IC(QI9- Q21) - 3 = 5.2 amps
The base drive current supplied to the voltage regulator circuit by the mag-
netic amplifier output is estimated to have a minimum value of 1.27 amperes. This
assumes a worst-case input voltage to TS, transformer (TS) winding resistances i0_
above measured values, a maxlmumvalue for R70, .7 v forward drop for CR149 and
CRI50, a base-emitter drop of i.i v for QI9 - Q21, and neglects core losses in TS.
Subtracting the maximum current expected in R68, the total base current in QI9 - Q21
will be a minimum of
IB(min) = 1.27 a - 0.23 a = 1.04 a,
and the minimum base current per transistor will be
IB(QI9 - Q21) = 0.34 a.
Consequently, each transistor must have a minimum gain of
5.2 a
-- = 15.3.
The minimum gain specified by the manufacturer is I0, but it is concluded from the
published data brochures that a transistor with a gain less than 20 at the conditions
of interest would be rare. It is recommended, however, that the voltage regulator
transistors be screened to ascertain a minimum value of hFE of 20 at VCE = I v and
I C = 5 amperes. The increase over 15.3 will provide a safety margin for the uncer-
tainties involved in the preceeding assumptions. These assumptions were necessary to
complete the analysis and are considered to be realistic.
In Reference 2, it was estimated that the rms ripple current in C5 would be
6.4 a, and it was reported to have been observed at 5.3 a. Numerous approximations
are involved in estimating the ripple current in C5, and there is considerable un-
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certainty in the final estimate. It is certain, however, that the ripple current is
excessive comparedto the rated value of 1.8 a, and it is reconlnendedthat this prob-
lem be minimizedby taking steps to decreasethe equivalent series resistance in the
C5path. It wasalso pointed out in Reference2 that the ripple current in CRwasnot
independentof the inverter input voltage source characteristics, and there are no spe-
cifications descriptive of the input voltage source.
In all other respects, the design of the primary voltage regulator is concluded
to be adequate. The component stress analysis in Section 3.3.1.3 shows the remaining
components to be applied within their rated capabilities.
The transient performance of the primary voltage regulator is also of interest.
It is pointed out in Section 3.3.3.2 that the primary voltage regulator along with
the six power converters and the output circuit form the forward portion of the
voltage regulator loop. The equation describing the transient response of the for-
ward portion of the loop is given in Section 3.3.3.2 as
__ dVd2V + AI-_+ A V = B + _ . (34)
dt 2 o o BiVin
Along with Equation (15) of Section 3.3.3.2, Equation (34) provides an analytical
description of the voltage regulator loop. The voltage regulator input filter, i.e.,
L4 and C5, are neglected in this analysis; and the second order character of Equation
(34) is due to the output filter, i.e., L5, C6 and C7. The coefficients in Equation
(34) are determined by the component part parameters as defined in Appendix B.
Experimentally, Equation (34) was checked by opening the feedback loop and
causing _ to be fixed. A step was caused to occur in Vin , and the inverter output
monitored. It was observed that the envelope of the 400 cps inverter output was
practically identical to the controlle d dc voltage, i.e., the voltage regulator out-
put voltage, and the controlled dc was monitored as the inverter output. A typical
response to a step input in Vin is shown in Figure 62. Neither the controlled dc
nor the inverter output response to a step in V. could be approximated by a second
in
order expression such as Equation (34). The experiment was subsequently modified to
the simple arrangement of Figure 63. It was repeated with CRI51 in and out of the
circuit, for different values of inverter load, and with the controlled dc opened
from the power converters and a 5 _ resistor serving as a load. Under no conditions
could the response to a step in Vin be adequately approximated by a second order ex-
pression such as Equation (34). It was difficult to achieve a step function at Vin ,
which could account to some extent for V not responding as expected. But further
simplifications of the experiment involving only a 6 volt supply, L5, C6, C7 and a
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Output Line Current = 0.6a
Vertical Scale: 2 v per div.
Horizontal Scale: I ms per div.
Power Converters Replaced with 5 Ohm Resistive Load
Vertical Scale: 0.5 v per div.
Horizontal Scale: I ms per div.
Figure 62. Response of the Controlled dc Voltage to a Step Function
in V. with the Feedback Loop Opened
in
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Figure 63. Schematic of Forward Loop Experiment
load resistor replacing the power converter yielded an improved step in Vin without
a significant change in V° As a result of these experiments, it has been concluded
that the most probable cause of the non-second order response in V is non-linear
characteristics of L5.
The lack of an adequate analytical description of the forward portion of the
voltage regulation loop required that the transient characteristics of the inverter
be studied experimentally. Section 3.3.3.2 of this report describes the transient
study in detail. Equations (12) and (13) of Section 3.3.3.2 do give accurate values
for V and _ in steady-state operation and extensive analyses were performed in
Section 3.3.3.2.
3.4 Design Stage Analysis Conclusions and Recommendations
The design of the static inverter is basically sound and, with minor exceptions
noted below, employs good functional techniques and components having adequate ratings.
The design is conservative, but not at the expense of weight or volume. This enhances
both performance and life. Some specific recommendations are given below and some
amplifying discussion follows.
(I) Modify the coupling circuits from the diode OR gate configurations (elements
32 - 45) to resistive coupling (elements 32M - 45M). This modification allows the
elimination of I00 diodes (CRI - CR96 and CRI41 - CR144) and requires the addition of
14 resistors (RI t RI4/). This recommendation results from the analysis presented
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in Reference 3 which concluded that the modification gives improved performance and
life. This modification also requires changing the values of resistors RI - RI4.
(2) Reduce the positive feedback in the magnetic amplifier circuit to a level such
that the over-all transfer characteristic is linear. The basis for this recommenda-
tion are the analyses presented in Sections 3.3.3.2 and 3.3.4.15 which show that the
very high gain currently employed introduces non-linearities with less predictable
behavior and also decreases the static regulation and the stability capability due
to the increased sensitivity of the output voltage to circuit parameters. Transient
response characteristics were not observed to degrade with a decreased gain. A gain
level corresponding to three feedback turns (Nf = 3) with the present values of R67
and R69 is adequate.
(3) Conduct further investigation of the pulse sequence generator performance. This
recommendation is made in view of the uncertainty in the pulse sequence generator per-
formance experienced throughout the project and especially the observed malfunctions
described in Section 3.3.4.6. As described in Section 3.3.4.6, the most logical ap-
proach is a testing program to measure the pulse sequence generator performance under
controlled conditions of input clock pulse amplitude, V supply voltage, flip flop
cc
loads, and ambient temperature with the experiment designed to include several levels
of each.
(4) Continue the use of redundant timing generator circuits in the timing section.
Even though this gives only slight advantage in the predicted reliability (Section
3.3.1.1), the uncertainties in performance associated with the integrated circuits
in the pulse sequence generator recommends redundancy to give added confidence not
accountable in the analysis.
(5) Assess the criticality of the output transients which are generated during the
switchover from one timing generator to the other. Both the momentary loss of output
and the shift in frequency during the recovery period should be considered.
(6) Assess the signficance of the observed transient response resulting from dis-
turbances in input voltage and step changes in load and determine whether further
investigation is necessary. This also applies to turn-on transients.
(7) Consider the feasibility of matching the temperature coefficients of resistors
R73 and R75 and of close thermal coupling of these in the completed package. The
basis for this recommendation is the output voltage sensitivity analysis in Section
3.3.3.2. Sensitivity to variations in both were found to be large and approximately
equivalent but of different sign. With matched coefficients, drift due to tempera-
ture in one would offset that in the other.
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(8) Select and qualify, if available, a suitable diode to replace the two parallel
reactive diodes in each half of the power converter circuits. Thus the twenty-four
IN645 diodes (CRIII - CR135) would be replaced with twelve of a different type.
This recon_endation is based on the component stress analysis in Section 3.3.1.3.
(9) Replace C5 in the primary voltage regulator with a similar capacitor or a parallel
combination of capacitors to achieve a higher ripple current rating. A single capa-
citor adequately rated for the expected ripple current is preferred.
(I0) Screen transistors QI9 - Q21 to ascertain a minimum value of hFE of 20 at
VCE = I v, IC = 5 amp and 25°C ambient temperature. In Section 3.3.4.16, it is con-
cluded that hFE for the 2N1937 must have a minimum value of 15.3 for this application
while a mlnlmum value of i0 is specified by the manufacturers. The larger hFE pro-
vides an additional safety margin against degradation and uncertainties in the
analysis.
(ii) Screen transistors Q36 - Q47 to ascertain a minimum value of hFE of 15 at
VCE = i v, IC = 5 amp and 25°C ambient temperature. It was concluded in Section
3.3.4.9 that the minimum value of hFE should be ten (I0) or greater to assure tran-
sistor saturation. Several assumptions were necessary in estimating the maximum
peak value of I C so that little safety margin is provided by an hFE value of ten.
The increased minimum gain provides additional safety margins against degradation
and uncertainties in the analysis.
(12) Screen transistors QI3 and QI4 during production of the inverter to require that
the gain-bandwidth product, fT' be greater than 5 Mc. This is based on the discovery
and analysis of the thermal run-away failure mode during overload.
(13) Lower the threshold at which the output llne current activates the overcurrent
protection loop. This reduces the llkllhood of inverter failures during overload
conditions due to thermal run-away of transistors QI3 and QI4 but is not recommended
in lieu of screening the transistors as stated in recommendation 12. Reduction of
the threshold, for example, from 1.4 amp llne current to 1.3 amp would not interfere
with the inverter performance during the normal operating mode (defined as the range
from zero to 1.25 amp output llne current).
(14) Continue use of the modified circuit for providing the regulated 6 vdc to the
timing section circuits. This eliminates several components and also the unnecessary
power dissipation as described in Section 3.3.4.1.
(15) Replace the zener diode (CR152) in the 20 vdc regulated supply with a unit
having a higher wattage rating. In the component stress analysis of Section 3.3.1.3,
144
it wasshownthat the computedworst-case powerrequirement approaches6.5 watts.
Manufacturer's rating at 25°Cambient temperature is I0 watts and based on a 45% de-
rating from this value for high temperature operation, the unit currently employed is
inadequate.
Further discussion of conclusions with regard to specific areas of investiga-
tion is presented below.
Output Frequency
In recognition of proposed design changes in the primary oscillator circuits to
improve frequency stability, only limited consideration was given to the output
frequency. An abbreviated analysis of the primary oscillator circuits concluded that
their design was adequate on the basis of application of parts. Frequency stability
is dependent primarily on the frequency standards employed. An interesting anomaly
discovered was the shift in oscillator frequency during its start-up period. Recom-
mendation 5 cites the need for further consideration of this effect.
Output Voltage
Extensive investigations are described in Section 3.3.3.2 for the average three-
phase output voltage. Observed performance with the inverter breadboard circuit over
the specified range of load, input voltage and temperature resulted in acceptable
performance, that is, the variations from the preset value were less than one volt.
This accounts only for static regulation, excluding long term stability. Analytical
investigations considered the combined effect of all important circuit parameter
variations and revealed that variations outside the + 1.0 vac requirements are
possible. For the circuit parameter and input voltage variations assumed, output
voltage standard deviations on the order of one volt were computed as realistic
values. Sensitivity to variations in input voltage was computed to be I^___=o=than 0.I,_
and agrees closely with breadboard circuit measurements. As anticipated, sensitivity
of output voltage is greatest for variations of components in the voltage reference
section, i.e., the voltage error detection circuit. These consist of resistors R73,
R74, and R75 and zener diode CR147 as shown in Figure 50. Recommendation 7 cites an
advantage of matching temperature coefficients of resistors R73 and R75 and locating
them in similar thermal environments.
Recommendation 2 treats the problem of gain optimization for minimizing output
voltage variations. The analysis in Section 3.3.3.2 did not provide conclusive ev-
idence that a clear-cut optimum gain level exists but did show that no advantage is
achieved by providing a magnetic amplifier gain near infinity as currently practiced.
Actually, the recon_endation is based more on the undesirability of introducing the
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non-linear characteristics in the magneticamplifier transfer characteristics in
instrumenting the high gain.
Output Voltase Imbalance
Voltage imbalance was treated analytically with circuit equations for the out-
put circuit. Investigations were primarily worst-case, assuming pessimistic values
for circuit parameter variations and load imbalance and neglecting possible correla-
tions of parameter values. For balanced load conditions, circuit parameter variations
yielded worst-case imbalance values as large as six volts, about four times the 1.5 v
requirement; however, in view of the large parameter variations assumed and of the
fact that the uncorrelated worst-case conditions are unlikely, the results are not
alarming. Computed sensitivities to one-at-a-time parameter variations did not yield
any unbalance greater than one volt. Further analyses with more realistic parameter
variations would probably reveal that requirements are met without difficulty.
Separate investigation revealed that with extremes of load unbalance, voltage
imbalance requirements are not met. The worst-case computed was approximately six
volts resulting when either two of the phase loads were 160 Q (full load) and the
other 1600 _ (approximately no load). Further investigations could yield the maximum
allowable load unbalance for assuring voltage imbalance requirements are met.
Output Phase Imbalance
Phase imbalance was investigated analytically with the output circuit equations.
Phase imbalance is small due to the inherent manner of generating the output waveform
and contributions result only from load imbalance and variations in output circuit
parameters which are more critical to voltage imbalance. The worst-case calculations
that yielded the large voltage imbalance yielded a worst-case phase imbalance of about
2.5 deg. Typical requirements assumed were 2.0 deg. On the basis of the pessimistic
worst-case results, it is concluded that phase imbalance is acceptable.
Output Distortion
Output distortion was treated analytically with circuit equations for the power
converter circuits and the output circuit. Output distortion for nominal inverter
operation was computed to be about 1.5% which agrees closely with the measured dis-
tortion on the breadboard circuit. The analysis was primarily worst-case for
investigating the possible sources of contribution to output distortion. The greatest
contributions were variations in the output filter which cause less attenuation of
harmonics. These contributions were insignificant. Output distortion during normal
operation of the inverter is never more than 2.0% which is more than adequate when
compared to the 5% requirement.
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Power Dissipation
Total power dissipation was investigated experimentally by measuring input and
output voltages and currents at different load conditions and ambient temperature en-
vironments and computing input and output powers for comparison. The inverter is
optimally designed for supplying a reactive load of 250 volt-amperes with voltage
leading current by 45 deg. The power dissipation for this load was determined to be
75 watts yielding an efficiency of 71%. The requirement of 70?_ minimum efficiency is
satisfied for this load condition. For a resistive load the maximum dissipation at
full load is 140 watts yielding an efficiency of 64%.
RF Interference
Because of analytical complexity in treating RF interference during design stage
analysis, it was neglected in the analysis. This attribute is more feasible analyzed
experimentally with experimental and prototype models of the complete package.
Transient Response
Transient response studies were focused on how disturbances such as transients
on input voltage and step changes in load affect the output voltage amplitude.
Attempts to treat the transient response analytically were unsuccessful due to the
non-linear characteristics of the voltage regulation loop. Empirical studies revealed
that the transient response of the output voltage is more significant than originally
anticipated. Maximum deviations, i.e., the 400 cps voltage peak values, of 50 v were
observed in response to simulated step changes in input voltage. This exceeds the
assumed requirements of 8 v. Transient time, however, was always observed to be well
below the lO0 msec assumed requirement.
Measurements revealed that the voltage deviation is related to the time in the
period of the output sine wave that the disturbance occurs. The dependence of the
transient on types and magnitudes of disturbances was observed hut not analyzed in
detail. Recommendation 6 cites the desirability of further investigation of transient
characteristics.
The particular disturbance caused by switching between redundant timing generator
circuits was also briefly investigated. Voltage variations were much larger than
anticipated with the output essentially disappearing for the equivalent of several
400 cps periods. Recommendation 5 cites the need for assessment of this effect. The
anomaly in frequency observed during this transient is discussed above.
Turn-on Transients
Investigation of turn-on transients was limited to several observations at
different load conditions. The overshoot and damping characteristics of the 400 cps
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voltage waveform envelope are very similar to those observed for response to step
changes in input voltage with the characteristics improving with increased load.
Overshoot exceeds the assumed typical requirement of 15%; however, turn-on time is
much less than the assumed typical requirement of I00 msec. Recommendation 6 cites
the necessity of assessing the significance of these transients.
Turn-off Transients
Investigation of turn-off transients was limited to a single observation. Decay
to zero occurs within 20 msec.
Six-volt Resulated Supply
Although the design of the original six-volt supply is adequate, Reference 2
suggested a simplier design that incorporated the same redundancy features, eliminated
one failure mode that would probably result in inverter failure, and reduced power
dissipation. The original six-volt supply was redesigned by the inverter design
group, however, and no further consideration has been given the relative merits of
the original design and that proposed in Reference 2.
The modified six-volt supply represents an improvement over the original design
primarily because of its simplier configuration. It is not an optimum design for the
present six-volt load, but the design can be readily optimized by changing R81 and
R82 when the final six-volt load is known.
Electronic Switch
Since the turns ratios for T9 and TI0 in the modified electronic switch were
unknow, an analysis of the modified electronic switch was not possible. The circuit
does not require a unique transformer design for satisfactory operation, however, and
Section 3.3.4.2.2 illustrated satisfactory operation of the circuit for a particular
transformer turns ratio. For the turns ratio used in the illustration, the design of
the modified electronic switch is concluded to be satisfactory.
Primary Oscillator
0nly limited consideration has been given the primary oscillator design since
it is subject to replacement. Its frequency characteristics are determined by the
characteristics of the crystal, and its amplitude characteristics are satisfactory.
All of the components are adequately rated for their respective applications. The
frequency variations of the crystal during start-up of this circuit were noted
earlier.
Frequency Countdown Circuit
The frequency countdown circuit has a configuration recommended by the manu-
facturer for the SN511A networks. Although some difficulties have been experienced
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in the breadboardmodelof the inverter with the SNblIA flip flops, these were con-
fined to the pulse sequence generator and none have occurred in the frequency count-
down circuit. As reported in Section 3.3.4.4, SNblIA flip flops that did malfunction
in the pulse sequence generator were found to later function normally in the frequency
countdown circuit. Consequently, the design of the frequency countdown circuit is
satisfactory.
ClockpulseAmplifier
The design of the clockpulse amplifier is satisfactory. In Reference 2, the
necessity for including the clockpulse amplifier in the static inverter was questioned
and it was reported that the inverter had been operated with the clockpulse amplifier
removed from the active timing generator. Further investigation and observation of
failures in the pulse sequence generator, however, has demonstrated its necessity
and the clockpulse amplifier design is satisfactory for this application.
Pulse Sequence Generator
The pulse sequence generator configuration is essentially identical to one
recon1_ended by the manufacturer of the SNblIA networks. However, several breadboard
malfunctions are attributed to malfunctions of the pulse sequence generator. These
have not been explained and recommendation 3 suggests a test program to further in-
vestigate this effect. The SNblIA characteristics are still not adequately under-
stood and are obviously critical in this application. Since no difficulties were
observed until after significant breadboard operation with the clockpulse amplifier
temporarily removed, it is possible that the SNblIA fllp flops degraded during that
period. All units were exposed from time to time to appreciable thermal and electri-
cal stresses approaching their maximum ratings. With redundancy employed in the
timing section, the design of the pulse sequence generator is considered acceptable.
Couplin_ Circuits
Conclusions with regard to recommended modifications are discussed in connection
with the timing pulse amplifiers and the magnetic amplifier driver circuit.
Timing Pulse Amplifier
It has been recommended that the timing pulse amplifiers (TPA) and their
associated coupling circuits be modified. From an analysis of the original TPA de-
sign, it was concluded that the TPA transistors did not have sufficient base drive
to assure saturation for worst-case conditions. Consequently, a modification of the
TPA's and their associated coupling circuits was Froposed in Reference 3 that provided
sufficient base drive to the TPA transistors and increased circuit reliability for
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all expectedconditions. Except for the insufficient base-drive current for worst-
case conditions, the design of the original TPA's is satisfactory. The design of
the modified circuit is also satisfactory in all respects.
Power Converters
Reconm_endation 8 cites the need for replacing the parallel reactive diodes in
the power converters with a single diode. The paralleled diodes are inadequately
rated to conduct the peak recurrent current for worst-case conditions. Also, a
failure of one of the paralleled units in a shorted mode will result in a failure of
the inverter, and a failure in an opened mode will double the stress on the remaining
diode and greatly increase its likelihood of failure. Consequently, it is concluded
that any diode failure will result in an inverter failure and the paralleled diodes
are disadvantageous. It is recommended, therefore, that a single diode be selected
to replace the paralleled SlN645's. The diode should be adequately rated to conduct
the peak recurrent diode current, the average current, and block the peak voltage
to be applied in the reverse direction.
In all other respects, the design of the power converters is satisfactory,
although it was recormnended that the power converter transistors be screened for a
minimum hFE.
Output Circuit
The design of the output circuit is satisfactory.
Voltase Error Detection Circuit
The design of the voltage error detection circuit is satisfactory. As a result
of the sensitivity analysis discussed in Section 3.3.3.2, a reconlnendation has been
made concerning the temperature coefficients and the thermal environment of R73 and
R75.
Overcurrent Detection Circuit
The design of the overcurrent detection circuit is satisfactory. It was
recormnended, however, that the threshold level of the overcurrent detection circuit
be lowered since it can be lowered without influencing the inverters normal mode of
operation. Lowering the threshold level will enhance the ability of the overcurrent
protection loops to protect the inverter in an overcurrent mode of operation.
20 vdc Regulated Supply
It was recon_ended that the wattage rating of CR152 in the 20 vdc regulated
supply circuit be increased. In all other respects, the design of this element is
satisfactory.
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Magnetic Amplifier Drive Circuit
It was recommended that the design of the magnetic amplifier drive circuit and
its associated coupling circuits he modified although the original design was con-
cluded to be good. In Reference 3, a modification suggested for the TPA's and their
associated coupling circuits was also recommended for the magnetic amplifier drive
circuit since it results in an improved reliability over the original design.
Magnetic Amplifier
No changes are recommended for the magnetic amplifier for normal modes of in-
verter operation. In Section 3.3.4.15, however, it is noted that the transistors in
the magnetic amplifier output circuit, i.e., QI3 and QI4, dissipate excessive power
in an overcurrent mode of operation due to their slow switching rates; and Reference
2 discusses the frequently observed failure of these transistors. The component
stress analysis of Section 3.3.1.3, which ignores the dissipation during switching,
shows the power dissipation rating of QI3 and QI4 to be adequate, but it also con-
cluded that the minimum fB rating is inadequate, fT is specified for the S2N2034A
transistors to range between I Mc and 6 Mc. If QI3 and QI4 are selected by requiring
that fT _ 5 Mc, f_ would be adequate and the failure described above would be unlikely
to occur.
Primary Voltage Regulator
In Reference 2, it is concluded that C5 in the primary voltage regulator con-
ducts excessive ripple current. It is estimated that the rum ripple current at full
load will be approximately 6.4 a, 5.3 a of ripple current has been measured in C5,
and the rated ripple current is 1.8 a. It is assumed that the input filter formed
by L4 and L5 is essential to isolate the unregulated inverter input bus from the
9.6 kc demand of the primary voltage regulator and, therefore, C5 is an essential
component to the static inverter. At 9.6 kc, C5 is approximately self-resonant and
its critical parameter is the equivalent series resistance (ESR), not the actual
capacitance. The permissible ripple current is determined by the heating effect of
the ripple current in the ESR. It has been recommended that steps he taken to in-
crease the rated ripple current.
Section 3.3.4.16 concluded that the gain of QI9 - Q21 in the primary voltage
regulator is inadequate for this application, and screening has been recommended as
a remedy for this inadequacy. Distribution data descriptive of the 2N1937 indicate
that less than 10% of these transistors will have an hFE value of 20 or less for
the conditions of interest.
In all other respects, the design of the primary voltage regulator is adequate.
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4.0 Later StageConsiderations
Designstage analyses as exemplified in Section 3.0 provide for solving many
problemsbefore the final packageis designedand fabricated. This, as has been
noted, allows corrective action at minimumcost. However,it is necessary to con-
tinue both analytical and empirical studies with the prototype equipmentin order to
account for the major influences of the packagedesign. With electronic equipment,
thermal influences are typically a major consideration, i.e., the operating tempera-
ture and the thermal interactions. Other notable differences from the breadboard
model result from the circuit layout and RFinterference.
Theproceduresdevelopedand the sensitivities noted in the design stage studies
canbe directly extrapolated to the prototype equipment. Thesecan be supplemented
with thermal mapping,especially hot spot detection, and the detection of additional
interactions. Thetest results with prototype modelsshould be analyzed and compared
to the previous results with particular attention to sensitive parameters. Tests for
prototype equipmentcanbe designedto obtain data which allows moreaccurate
description of performance. Theeffort, at this level, can be muchless than that
during the design stage if that analysis was thorough.
During production, careful attention should be given to "foolish failures"
causedby imperfect workmanship. Screeningand testing procedures to eliminate
"goofs" and techniques to minimize themshould be sought. Attention should be given
to the accumulationof operational experiencewith production items as this adds
greatly to the knowledgeof the equipment's reliability.
Somebrief commentspertaining to the static inverter serve to illustrate
typical design considerations for later stages.
4.1 ExperimentalModel
Experimentalmodelsof the completeinverter provide realistic models for test-
ing and further study. Designand analysis techniques for the packagedesign are
less quantitative than for the circuit design effort and the designer must rely
heavily on experienceand standard practice.
The inverter circuitry will be completely enclosed by a metal housing primarily
to suppressthe radiated RFinterference. In addition, RFfilter capacitors are
located on all external leads to attenuate conductedRF energy. Design for meeting
RFinterference requirementsis facilitated by RFtests in which observedspectra
can identify neededmodifications in RFshielding or filter design. Thecircuit
layout should provide adequateRFshielding of the timing section (at least those
portions employingintegrated circuits) from the control and conversion section
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where heavy current switching occurs.
Because of the enclosure, temperature inside the housing will probably exceed
the ambient temperature by a significant amount. Consequently, heat generation in
the final package and heat conduction from the package must be considered for each
different inverter application. Experimental measurements of internal ambient temper-
atures can be made at various locations within the package to check for operating
conditions and especially for hot spots. Analytical techniques for performing thermal
mapping are becoming popular and provide useful information for thermal design. These
results, when appropriately verified with measurements from the experimental model
provide more realistic thermal stresses of components for updating reliability pre-
dictions.
More realistic measures of performance can be obtained by experimental model
testing than from analytical studies or breadboard testing during circuit design. In
addition to experimental checks of all performance attributes, empirical models of
important attributes can be very beneficial at this stage. For example, average
three-phase voltage was identified in the circuit design analysis as an important
attribute and the major interface characteristics that can influence it are input
voltage variations, load level and the thermal environment. As described in Volume I,
experiments can be conveniently designed to collect data for formulating a regression
model such as
Vou t = b + b I + b 2 + b 3 To Vin lout
where V is voltage, I is current, T is ambient temperature and the b's are the regres-
sion coefficients obtained empirically. This technique was demonstrated in the design
analysis (see Section 3.3.3.2), but the model there had less significance since the
thermal environment for the breadboard is not truly representative of that for the
final packaged version.
Regression models can easily be made more sophisticated than the form presented
above to include additional effects and higher order terms of second degree varia-
tions and interaction effects. Such models are useful as descriptions of performance
for application considerations. Particularly when operating conditions for specific
missions are known, their substitution into the model provides a prediction of the
attribute behavior.
For the inverter it is recommended that modeling efforts be pursued for average
three-phase voltage and output frequency. As an off-the-shelf equipment, the accom-
panying prediction models for these attributes will provide useful information to
153
the systemsdesigner andwill promoteits selection for application.
4.2 Production
Theproduction process for the inverter is governedprimarily by purchasespeci-
fications with quality assurancetests and inspection providing the quality control.
Well-written specifications are a major contribution to reliability. Typically, such
specifications are prepared by updating specifications from similar earlier model
equipmentto incorporate newdesign features and requirements.
For the static inverter, specifications of an earlier model inverter were revised
to reflect changesin powercapability and environment[Ref. 4] and employedas
design requirements in the reliability analysis. With additional modifications, these
specifications canprovide the necessarycontrol during production. Somefacets of
the design that should be included in the specifications are:
(I) transient operation for start-up, turn-off, and responseto external distur-
bancesof the load and dc input,
(2) overcurrent protection circuit operation, especially in terms of the threshold
output current level at which the circuit is activated,
(3) extension of the environmental requirementsto encompassall possible operational
conditions,
(4) allowable load imbalanceandpowerfactor for acceptable inverter operation,
(5) effects of load starting conditions on inverter operation, and
(6) special design or fabrication provisions.
Item 6 would include explicit requirementswith regard to such factors as
screening, circuit layout, and housing design. Specifically, it maybe desired to
eliminate the manualadjustmentof the output voltage provided by R74by using a
fixed voltage divider consisting of R73and R75with explicit requirements stated
for the selection of the resistors for individual production units. Provision could
also be madefor optimizing the powerfactor correction for specific applications by
output filter adjustment if different missions require different loads. Statement
of requirements for voltage regulation loop gain selection of individual units could
be madeto account for differences in magneticamplifier cores. Suchrequirements
should be madeexplicit commensuratewith the findings from the design analyses.
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5.0 Conclusionswith Regardto the Analysis Approach
This analysis of the static inverter is basedonmodelswhich correlate perfor-
manceattributes for the equipmentwith the various factors that influence its opera-
tion. Both analytical and empirical modeling techniques were employed. Emphasiswas
on design stage analysesand on techniques that improveperformance. Certain design
problemswere identified with this approachwhich hadnot beendetected by conven-
tional studies. Theseinclude
(i) gain adjustment of the voltage regulation loop for minimizing output voltage
variations,
(2) magnitudeof output voltage transients causedby external disturbances and
their dependenceon time of disturbance,
(3) momentarydisappearanceof the output voltage during switchover from one redun-
dant timing channel to the other,
(4) shift in output frequency during switchover from one redundanttiming channel
to the other,
(5) relative sensitivities of output voltage to the numerouscircuit parameter
variations that influence it, and
(6) effects of circuit parametercorrelations on output voltage.
Sometypical results which could havebeenobtained with conventional methodsbut
which were picked up in this study are the
(7) redesign of timing generator output coupling circuits to reduce the numberof
parts required,
(8) identification of the most sensitive parametersfor output voltage variations,
(9) assurancethat output distortion and output voltage andphaseimbalanceis
acceptable, and
(I0) effects of input current modulation.
Finally, other results obtained from conventional methodswith little or no contri-
bution from newanalytical methodswere
(ii) redesign of the slx-volt regulated supply,
(12) discovery of an over-stressed capacitor in the input filter,
(13) discovery of a thermal run-awayfailure modeof transistors in the magnetic
amplifier circuit, and
(!4) determination of powerdissipation and efficiency.
The abovelists are not inclusive but are presentedas typical results. It is con-
cluded that this analysis offered definite improvementsin the inverter design.
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The probabilistic modeling concepts from the previous contract effort (contract
NASw-334) led to the methods used, but the full extent of the modeling methods was
not employed. This results from the impracticality of completely modeling complex
systems. In this design analysis, the approach was directed toward prediction of
the success probability; however, the practical result (frequently made on the basis
of comparing designs) is usually obtained long before a realistic success probability
can be computed. This does not imply that the concepts promoted are invalid, but
rather that they are beneficial in directing the effort. The assembly of techniques
described in Volume I of this report is a logical follow-on to the previous effort.
Tools are described for instrumenting the concepts in a practical context. The
static inverter analysis demonstrated that in many cases elementary techniques
employing simple models are adequate for resolving specific problems. A typical
example is the elimination of i00 diodes from the coupling circuit which was based
on elementary design analyses. Sophistication is benefical in resolving more complex
problems, as for example the gain adjustment in the voltage regulator.
With regard to design reliability efforts, the most significant output from this
effort is the recognition of the interrelationship of the various reliability
analysis tasks. These are discussed in Section 2.0 of Volume I of this report giving
evidence that a reliability methodology is evolving. Some of this interrelationship
is reflected in the static inverter analysis; however, much of it evolved from the
analysis and is thus not reflected in the methods used. As an example, the failure
modes and effects analyses followed extensive modeling studies. It is now apparent
that this should preceed the application of other methods in order to identify the
modes of equipment behavior to be investigated in the other efforts. Performance
variation analyses, stress analyses, and reliability prediction are described in
proper perspective in Volume I.
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APPENDIXA
Output Circuit Equations
Theseequations are presented to supplementthe analysis of the output circuit
for voltage andphaseimbalancein Section 3.3.1.4. A completeschematicdiagram
of the output circuit is presented in Figure 49. For the purposeof deriving the
following equations, the simplified version shownin Figure A-I wasused. In addi-
tion to the obvious assumptionsin simplifying the circuit, the effects of the loads
provided by the voltage error detection circuit and the over-current detection trans-
formers and associated circuit are neglected. Thesewere analyzed and shownto be
t V/ and V i
insignificant [Ref. 2]. In Figure A-l, the ideal voltage sources Vab, bc' ca
and the resistances rab, rbc, and rca represent the three-phase interconnection of
the secondary windings of the six output transformers.
The equations for the four loops defined in Figure A-I are
Zll II - z12 12 - z13 13 - z14 14 = V Iab
(A-l)
-z21 11 + z22 12 - z23 13 - z24 14 = Vtbc
(A-2)
-z31 11 - z32 12 + z33 13 - z34 14 = V/ca
(A-3)
-z41 11 - z42 12 - z43 13 + z44 14 = 0 (A-4)
where
i
+ rab + Jm(L 1 + L2) , (A-5)
Zll - YI2 + JmCl
i
+ rbc + Jm(L 2 + L3) , (A-6)
z22 = Y23 + JmC2
i
+ r + Jm(L 3 + LI) , (A-7)
z33 - Y31 + JwC3 ca
z44 = z41 + z42 + z43 , (A-8)
158
LI
a
V ! -_ r _
r _ [ T \ + /
L 3
zBC /
Figure A-I. Simplified Version of the Output Circuit for Analysis
z12 = z21 = JmL2,
(A-9)
z13 = z31 = JmLl,
(A-10)
z14 = z41 ffitab,
(A-II)
z23 = z32 = J_L3,
(A-12)
z24 = z42 ffirbc,
(A-13)
z34 = z43 = rca,
(A-14)
YI2- ZAB '
(A-15)
1
Y23 = zBC
(A-16)
and
I
Y31- zCA "
(A-17)
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All voltages and impedancesin the aboveequations are functions of complexfrequency,
jm. Specifically, for the input voltages
/ I eJnml tV / = IVabab ' (A-IS)
, (A-19)
and
Vl = 1V!
ca ca
e , (A-20)
where n = 1,2, ... and _i/2_ = 400 cps, the fundamental frequency.
are expressed by
JeAB
ZAB = IZAB e
J 8BC
--I
zBC zBC e ,
Load impedances
(A-21)
(A-22)
and
J 8CA
zCA = IzCA I e , (A-23)
where the O's represent the angle of the reactive components.
For the analysis described in Section 3.3.1.4, the above equations were program-
med for general solution by digital computer solution of the current Ii, 12, 13 and
14 . Inputs to the program were values of the resistances, capacitances, inductances,
and Specified characteristics of the input voltages and load impedances. The outputs
of interest from the program were programmed for computation using the following
equations.
Generator Currents
Iba = I 1 - 14 (A-24)
Icb= 12 - 14 (A-25)
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!
Iac = 13 - 14 (A-26)
Generator Voltages
= V / _
Vab ab Iba rba (A-27)
Vbc V / _= bc Icb rbc (A-28)
/
V =V -I r
ca ca ac ca
(A-29)
Line Currents
laA = I I - 13 (A-30)
IbB = 12 - I I (A-31)
Icc = 13 - 12
Load Voltages
II
VAB - YI2 + JmCl
12
vBC Y23 + J_C2
13
VCA ffi Y31 + J mC3
(A-32)
(A-33)
(A-34)
(A-35)
Load Currents
lAB ffiVAB YI2 (A-36)
IBC = VBC Y23 (A-37)
ICA = VCA Y31 (A-38)
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Phase Balance VoltaKes
AVA = IVcAI- IVAB i
AV B = IVAB I -IVBc
_vC--ivBci-IVcAi
Phase Differences
A_A = (Ang. of VCA) - (Ang. of VAB)
A_B = (Ang. of VAB) - (Ang. of VBC)
A_C = (Ang. of VBC) - (Ang. of VCA)
(A-39)
(A-40)
(A-41)
(A-42)
(A-43)
(A-44)
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APPENDIX B
Definitions of Terms Used in the Voltage Regulation Loop Analysis
The following equations and definitions are presented as additional information
for the analysis in Section 3.3.3.2:
i
A -- -- (B-l)
o _C R
6K I
A I = K2CR
(B-2)
V
B =_ ce,s
o K2_C R
(B-3)
I
B1 = K2LRCR T (B-4)
N R R T NgReNclV z
Cl = --E-_ (¢K + _S ) + i +VgK_ VgRcl
C2 ffi_ ! _ N_ ReNcl
x VgRc I
X --'--
R73 + u R74
R73 + R74 + R75
R
e
R
e
ffi cl + sh
-1
K_
K_
K.NfN
R67 _(_.Y._}
1 - (R67 + R69J g
(B-5)
(B-6)
(B-7)
(B-8)
(B-9)
(B-IO)
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_K + RZ z - V
z = R67 + R69 g g
_K (B-II)
KI NfN
_R67 + R69 g
Rcl = Rw + x(l - x)(R73 + R74 + R75 ) (B-12)
KI = 8 • 577 (cos eS) IJ_C +--_i I
90_ zL
(B-13)
K2 90 /2 i__) (R S + j_3L) I
= 74---_ II + (j_C + ZL
+ J_ 577
90_ R (cos 8S) IJ_C + i---I
P z L
(B-14)
The symbols in the above equations are defined as follows:
C - capacitance in the inverter output filter (CI, C2, C3)
CR - capacitance in the primary voltage regulator (C6, C7)
j -/ZT
K@ - slope of the magnetic amplifier core reset characteristics, reset
flux versus mmf
L - inductance in the inverter output filter (LI, L2, L3)
LR - inductance in the primary voltage regulator (LS)
Ncl - number of turns in the magnetic amplifier control winding
Nf - number of turns in the magnetic amplifier feedback winding
N - number of turns in the secondary windings of the gate voltage supply
g
transformer (T7) for the magnetic amplifier
Nsh - number of turns in the magnetic amplifier shorted winding
R it - combined series resistance of one branch of the magnetic amplifier
g
gate circuit during the ON period (with reference to Figure 55,
this includes the resistances of the secondary windings of the
gate voltage supply transformer; the magnetic amplifier gate and
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V
ces
feedback windings, and the resistor; and the equivalent resis-
tances of the diode and base-emitter junctions at the conduction
levels.)
Rj - resistance of resistor RJ
R - resistance of the primary windings in the inverter output trans-
P
formers (TI-T6)
R S - resistance of the secondary windings in the inverter output trans-
formers (TI-T6)
Rsh - resistance of the shorted winding in the magnetic amplifier
R - resistance of the magnetic amplifier control windingW
T - half-cycle period of the 4.8 kc magnetic amplifier gate excitation
(104.17 _ sec)
- collector-to-emitter saturation voltage for the transistors
(Q36-Q47) in the power converter stages
V - zero-to-peak amplitude of the magnetic amplifier gate supplyg
voltage
V z - zener voltage of reference zener (CR147) in the voltage error
detection circuit
zL - impedance of the inverter output load
- relative position of the arm of potentiometer R74
#K - intercept of the magnetic amplifier core reset characteristics,
reset flux versus mmf
_s - saturation flux level of the magnetic amplifier core
- fundamental frequency of the inverter output (_/2_ = 400 cps.)
165
APPENDIXC
Failure Modesand Effects Summary
Table C-I contains a listing of componentfailure modesand effects for the
original version of the inverter circuit as described in Section 3.3.1.2. The
effects of circuit modification on the failure modeand effects analysis are summa-
rized in Table C-II. To facilitate the tabulation the following abbreviations are
used.
Symbol
DO
DP
SO DTR
F
FC
FD
FP
ID
LR
NL
0
OL
OP
PD
S
SO
Vl
Definition
degraded output
degraded performance
sustained operation due to redundancy
failure
failure occurs but is conditioned on the normal operating
state of the circuit
failure occurs but is delayed
failure is possible but depends on accompanying effect on
other parts
increased distortion
loss in voltage regulation
normal load conditions for the inverter
open
overload conditions for the inverter
overload protection provided
possible damage to inverter (applies only during OL)
short
sustained operation
voltage unbalance
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• " TABLE C-I
Summary of Component Failure Modes and
Effects for the Original Circuit
Component
Resistors:
RI-RI2
RI3, RI4
RIS-R26
R27, R28
R29
R30-R41
R42, R43
R45, R46
R47, R48
R49, RS0
RSI
R52-R54
R55
R56, R57
Element Failure
Location Modes
46-51 0
S
62 0
S
46-51 0
S
21 both
60 0
S
52-57 0
S
28, 29 both
28, 29 0
S
28, 29 0
S
28, 29 0
S
6O 0
S
22, 23 0
S
23 0
S
22, 23 both
Effect
Immediate
Circuit
T.nverter
Output
F
FD
F
FD
S0
F
S0
S0
F
F
F
F
F
FD
FP
F
S0
F
SO
F
F
FD
F
FP
F
FP
FP
F
FD
SO
FP
S0
NL: SO
0L: OP
NL: SO
0L: PD
FP
FP
SO DTR
SO DTR
SO DTR
SO DTR
SO DTR
SO
SO DTR
SO
F
SO DTR
SO DTR
SO DTR
SO DTR
SO DTR
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TABLEC-I (Continued)
Component
R58
R59
R60
R61
R62, R63
R64, R65
R67
R68
R69
R70
R71
R72
R73
R74 (Potentiometer)
For all terminal pairs
R75, R76
R77-R80
Element
Location
22
22
60
60
62
63
63
64
63
64
64
61
59
59
59
21
Failure
Modes
0
S
0
S
0
S
0
S
0
S
0
S
0
S
0
S
0
S
0
S
0
S
both
both
0
S
both
0
S
Effect
Immediate
Circuit
F
FP
F
FD
F
SO
F
SO
SO
F
FP
F
FP
DP
SO
F
DP
FP
F
SO
SO
F
F
F
Inverter
Output
SO DTR
SO DTR
SO DTR
SO DTR
NL: SO
OL: PD
NL: SO
OL: OP
NL: SO
OL: PD
NL: SO
OL: OP
SO
F
FP
F
FP
DP-LR
SO
F
DP-LR
FP
F
SO
SO
F
F
F
F
FP
F
SO
F
F
FP
F
SO
SO DTR
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TABLEC-I (Continued)
Component
R81, R82
R83, R84
Transistors:
QI-QI2
QI3, QI4
QIS, QI6
B-E
C-E and C-B
q17, q18
QI9-Q21
B-E
C-E and C-B
Q22-Q27
Q28-Q29
Q35
B-E
•C-E and C-B
Q36-Q47
Capacitors:
Ci-C3
C4
C5-C7
Element
Location
21
21
46-51
63
21
62
64
22, 23
28, 29
60
52-57
58
6O
64
Failure
Modes
0
S
0
S
all
all
both
0
S
all
S
0
S
0
all
all
both
0
S
all
Effect
Immediate
Circuit
S0 DTR
F
SO
FC
S0
S0
S0 DTR
F
F
SO DTR
F
SO DTR
F
F
F
F
F
F
DP
F
S0
F
DP
F
Inverter
Output
SO
F
SO
FC
FP
F
SO
S0
SO
F
F
S0
F
S0
SO DTR
SO DTR
NL: SO
OL: PD
NL: SO
0L: PD
F
F
D0-1D
F
SO
F
D0-1D
F
169
TABLEC-I (Continued)
Component
C8
C9, CI0
Inductors:
LI-L3
L4, L5
Diodes:
CRI-CR96
CR97, CR98
CR99-CRI04
CRI05-CRIIO
CRIII-CRI34
CRI35-CRI38
CR139, CRI40
CRI41-CRI44
CRI45-CRI46
CR147
CR148
CR149, CRISO
CRI51
CR152
Element
Location
61
22, 23
58
64
34-45
62
59
60
52-57
22, 23
21
32-33
21
59
60
63
64
61
Failure
Modes
0
S
0
S
0
S
0
S
0
S
0
S
0
S
0
S
both
both
both
both
0
S
both
0
S
0
S
both
both
Effect
Immediate
Circuit
SO
F
S0
F
DP
DP
F
DP
SO
SO
F
F
DP
F
SO
F
F
F
FC
FC
FC
SO DTR
F
F
DP
DP
F
F
F
Inverter
Output
SO
F
SO
SO DTR
D0-1D
and VI
DO-ID
F
DO-ID
SO DTR
SO DTR
F
F
DP
F
SO
F
F
SO DTR
F
F
NL:
OL:
F
SO
F
SO
PD
DP
DP
F
F
F
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TABLEC-I (Continued)
Component
CR153, CR154
Transformers:
TI-T6
All primary windings
All secondary windings
T7
T8
Any primary to any
secondary winding
All terminal pairs
All primary windings
Secondary centertap terminal
Other secondary terminals
Any secondary terminal pair
Any primary to any
secondary winding
T9, TI0
All terminal pairs
TII-TI3
Primaz_] windings
-Secondarywindings
Primary to secondary windings
TI4-TI9
All terminal pairs
Flip-flops:
FFIA-FF6A and
FFIB-FF6B
Terminals i, 3-7, i0
Terminal 2
Terminal 8, 9
Element
Location
63
52-57
62
63
22, 23
58
46-51
30, 31
Failure
Modes
both
both
0
S
S
both
both
0
0
S
both
0
S
both
S
both
Effect
Immediate
Circuit
F
F
DP
F
F
F
F
F
DP
F
F
F
SO
S0
S0
F
SO
F
Inverter
Output
F
F
D0-VI
F
F
F
F
F
DP-LR
F
S0 DTR
D0-VI
SO
SO
SO
F
SO DTR
SO
D0-1D
and Vl
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TABLEC-I (Continued)
Component
All terminal pairs
except 2 to 7
Terminals 2 to 7
FF7A, FFTB
Terminals 1-3, 6-10
Terminals 4, 5
All terminal pairs except:
4 to 5, 7, 8, i0
5 to 7, 8, i0 and 8 to i0
For above exceptions
FF8A-FFIOA and
FF8B-FFIOB
Terminals i, 3-7, 9, i0
Terminals 2, 8
All terminal pairs except:
i to 6, 8
2 to 7
5 to 9, i0
6 to 8
9 to i0
For above exceptions
FFIIA, FFIIB
Terminals i, 3-10
Terminal 2
All terminal pairs except:
i to 6
2, 3 to 7
5 to i0
Terminal pairs i to 6,
2 to 7, and
5 to i0
Terminal pairs 3, 4 to 7
FFI2A, FFI2B
Terminals i, 3-8, I0
Terminals 2, 9
Element
Location
30, 31
26, 27
26, 27
26, 27
Failure
Modes
0
0
S
S
0
0
S
S
0
0
S
S
S
0
0
Effect
Immediate
Circuit
F
SO
F
SO
F
SO
F
SO
F
SO
F
SO
F
SO
F
F
SO
Inverter
Output
SO DTR
SO
SO DTR
SO
SO DTR
SO
SO DTR
SO
SO DTR
SO
FC
SO
FC
SO
SO DTR
SO DTR
SO
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TABLEC-I (Continued)
Component
All terminal pairs except:
ito6, 8
2 to7
5 to 9, I0
6to8
9 to i0
For above exceptions
Element
Location
Failure
Modes
S
Effect
Immediate
Circuit
F
Inverter
Output
SO DTR
S SO SO
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TABLEC-II
Summaryof ComponentFailure Modesand
Effects Changesfor the Modified Circuit
Components
RSI, R82 (Reapplied)
CR145, CR146 (Reapplled)
CR139, CRI40 (Deleted)
QI5, QI6 (Deleted)
R27, R28 (Deleted)
R83, R84 (Deleted)
C16, C17 (Added)
RI-RI2 (Reapplied)
RII-RI21 (Added)
CRI-CR96 (Deleted)
RI3, RI4 (Reapplied)
RI31 , RI4 i (Added)
CRI41-CRI44 (Deleted)
Element Failure
Location Modes
21M-I both
21M-2
21M-I both
21M-2
21
21
21
21
22M, 23M 0
S
0
S
0
S
34M-45M
34M-45M
34-45
32M, 33M
32M, 33M
32, 33
0
S
0
S
Effects
Immediate
Circuit
F
Inverter
Output
SO DTR
SO DTR
S0
F
F
F
F
F
SO
SO DTR
FC
SO DTR
FC
SO DTR
F
FC
F
FC
FC
FC
FC
FC
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APPENDIXD
Equations for Harmonic Distortion Analysis
Computing formulas for performing the harmonic distortion analysis, as described
in Section 3.3.1.4, are developed and presented below. This modeling approach relates
the inverter output distortion back to circuit parameters in the power converters.
Due to circuit symmetry it is necessary to consider only a single phase of the three-
phase output.
The model formulation is illustrated by the flow diagram shown in Figure D-I.
Circuit equations for the power converter permit computation of the exciting vol-
tages, the Viu'S and the ViL'S, for the primary windings of the output transformers.
The resulting rectangular waves across the secondary windings of the output trans-
former are summed to obtain the step levels AI, ..., AI2 of the stepped waveform as
shown in Figure D-2. For a given set of step levels, the waveform is resolved, by
Fouries series analysis, into amplitudes of the fundamental and harmonic components,
i.e., the Ei(n)'s. As shown in the Appendix of Reference i, the contribution to dis-
tortion caused by higher frequency harmonics is negligible, therefore the computation
was limited to values for n of 40 and less. Distortion D s of the stepped waveform is
computed for comparison to that of the ideal waveform. The distortion D of the
O
inverter output waveform is determined from the amplitudes, the Eo(n)'s of the wave-
form components where these are derived from the Ei(n)'s by applying the appropriate
gain characteristics of the output filter. The equations in the model are developed
below.
The circuit diagram for converter No. 1 is shown in Figure 45. The diagram for
power converter Nos. 2-6 are identical except for different component designations.
To obtain an expression for the exciting voltage of the output transformer assume
that transistor Q36 is ON, transistor Q37 is OFF, and that the inverter output load
is such that diodes CRIll and CRII2 are not required to conduct. Considering the
similar state for the other power converters, the transformer exciting voltage for
the upper portion of the i-th circuit is
Vpi U = VC - RiUI - Vsi U , (D-l)
where the subscripts are defined as
p denotes the exciting voltage in the transformer primary winding,
i denotes the i-th converter circuit (i - i, ..., 6),
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Figure D-2. Synthesis Process for the Stepped Waveform
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U denotes the upper portion of the inverter circuit,
C denotes the controlled dc input from the primary voltage regulator, and
s denotes the collector to emitter saturation condition for the transistors.
In (D-l) R represents the resistance of the upper half of the transformer pri-
mary winding, and since it can vary among the circuits, is a source of contribution
to output distortion. Similarly, Vsiu, representing the transistor collector to
emitter saturation voltage, is a source of contribution to distortion. Furthermore,
I represents the average value of current during the state of the circuit assumed.
It was shown in Reference 2 that the current is not constant which can give rise to
time variations in the voltage. Observations of the stepped waveform using the
breadboard circuit with the output filter disconnected revealed that these effects
are essentially averaged out in the summation process so that the waveform steps are
adequately represented by constant voltages; hence a fixed value of I is used.
Similarly, the transformer exciting voltage for the lower portion of the i-th
circuit is
Vpl L = V C - RiLl - Vsl L ,
(D-2)
where the subscript denotes the lower portion of the circuit and the other subscripts
are as defined above.
The interconnections of the secondary windings of the six output transformers
and the resulting summation of the rectangular waveforms to obtain a stepped waveform
was described in detail in Reference i. Figure D-2 contains a simplified illustra-
tion of the summation process for reference herein. The voltages of the rectangular
waves are derived directly from the transformer exciting voltages above through the
appropriate terms ratios
NI 370
a I _ N 180 '
P
N2 276
a2 _--=--N 180 '
P
N3 94
a 3 _--=--N 180 '
P
(D-4)
(D-5)
(D-6)
where Np is the number of turns in the primary winding and Nj, (J = i, 2, 3) is the
number of turns in the appropriate secondary winding. The resulting voltage levels
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across the secondarywindings appearas + ajViu or + ajViL dependingon the particular
converter circuit considered. Thealgebraic combinationof these voltage levels to
obtain the steppedwaveformis summarizedby the following equations:
AI = _ alVIu - a2V2u- s3V3u+ a3V4u+ a2Vsu+ alV6u (D-7)
A 2 = + alVlL - a2V2U - a3V3u + a3V4u + a2V5u + alV6U (D-8)
A 3 = + alVlL + a2V2L - a3V3u + a3V4u + a2Vsu + alV6u (0-9)
A 4 = + alVIL + a2V2L + a3V3L + a3V4u + a2V5u + alV6u (D-10)
A 5 = + alVIL + a2V2L + a3V3L - a3V4L + a2Vsu + alV6u (D-11)
A 6 = + alVIL + a2V2L + a3V3L - a3V4L - a2V5L + alV6u (D-12)
A 7 = + alVIL + a2V2L + a3V3L - a3V4L - a2VsL - alV6L (D-13)
A 8 = _ alVIu + a2V2L + a3V3L - a3V4L - a2V5L - alV6L (D-14)
A 9 = _ alVIu - a2V2u + a3V3L - a3V4L - a2VsL - alV6L (D-15)
AIO = - alVIu - a2V2u - a3V3u - a3V4L - a2V5L - alV6L
(D-i6)
All = _ alVlu - a2V2u - a3V3u + a3V4u - a2V5L - alV6L
(D-17)
AI2 = _ alVIu - a2V2u - a3V3u + a3V4u + a2V5u - alV6L (D-18)
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Theamplitude of each frequency componentof the steppedwaveformis
Es(n) =Va2n + b2n , n = i, 2, ..., 40 (D-19)
wherea and b are the standard coefficients in a Fouries series expansion.n n
periodic waveformin Figure D-2 the coefficients equate to
For the
_n
sin _ 12 _n 1
an = --_n l A k cos _-- (k - _)
k=l
(D-20)
and
_n
sin _ 12
_n
b = -- Z A k sin _-(k - i) ,n _n _-
k=l z
(D-21)
where Ak is the voltage level of the k-th step.
Relative distortion of a waveform is defined in general as the ratio of the rms
value of the harmonic content to the rms value of the fundamental component. Since
the analysis is limited to frequencies of n = 40 and less, the distortion for the
unfiltered waveform is computed by
_ 40 E2z (n)
n=2 s
D = (D-22)
s E (i)
S
The amplitudes of the frequency components in the inverter output waveform are
obtained by applying the appropriate gain values of the output filter to the compo-
nents obtained for the stepped waveform, as
Eo(n) = H(n)Es(n ) (D-23)
where H(n) is the gain of the output filter at frequency n. Values of H(n) for the
analysis were obtained by solution of the circuit equations presented in Appendix A.
Using the frequency components obtained with (D-23), the output distortion is
computed by
180
40r. E2(n)
n= 2 o
D =
o E (1) " (D-24)
o
Use of the above equations in the analysis for output distortion is described
in Section 3.3.1.4.
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APPENDIX E
Component Stress Analysis
This appendix tabulates the results of the component stress analyses discussed
in Section 3.3.1.3 of this report. Tables E-I through E-V provide a direct compari-
son between the component ratings and the worst-case power dissipations, voltages
and currents expected in each component. Estimates of worst-case stresses are made
assuming worst-case purchase parameter values for the components and with all vari-
ables at their worst-case extreme limits.
A summary of the results of stress analyses for resistor applications in the
static inverter is shown in Table E-I. The nominal power dissipation rating for
25°C is listed in the first power dissipation column. The derated value for 125°C,
the maximum temperature environment expected for the static inverter, is given in the
second column. The worst-case column tabulates expected power dissipation in the
resistors under worst-case conditions. Attention is called to those resistors for
which the estimated worst-case power dissipation equals or exceeds 75% of the 125°C
rating. These are R70, 80%; and R83 and R84, 90%.
The voltage ratings of all resistors were also compared with the maximum voltage
requirements. In every case, the rated voltage was a minimum of 25% greater than the
maximum voltage difference expected in the inverter circuitry.
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Table E-II summarizesthe results of stress analyses for diode applications in
the static inverter. The stresses considered are the power dissipation, reverse
voltage, and forward current. The worst-case power dissipation values correspond to
products of maximum currents and voltages. In the worst-case, forward current column,
the maximum recurrent peak current is tabulated as a worst-case value when the recur-
rent peak value and the average value differ. Table E-If lists as a requirement for
CRIII-CRI34, for example, a worst-case forward current of 2.1 amperes. Section
3.3.4.9 of this report shows that value to be the recurrent peak requirement for the
conditions assumed in the analysis of elements 52-57. The average current require-
ment is 0.325 amperes. CRIII-CRI34 are the only diodes listed in Table E-II for
which any rating is inadequate. These diodes and their requirements are discussed in
Section 3.3.4.9. All tabulated worst-case power dissipations are less than 45% the
25°C rating, and all voltages and currents are less than 75% of the rated values
except in the case of CRIII-CRI34.
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Theresults of the stress analyses for zener diode applications, as summarized
in Table E-III, showthese componentsto be adequately rated for their respective
applications with one exception. It is pointed out that CR152 which is nominally
rated to dissipate I0 watts at 250C can be required to dissipate approximately 6.5
watts under worst-case conditions. No recommendations are made by the manufacturer
for derating CR152; and it is likely that, when derated for 1250C, the rated and
required power dissipation capabilities will have an unsatisfactory ratio of values.
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The results of the stress analyses for transistor applications are summarized
in Table E-IV. The stresses considered are the usual ones, i.e., power dissipation,
voltages and currents. In addition, Table E-IV also tabulates the specified minimum
fB and the application frequency. Most of the transistors in the static inverter
are used in switching applications, and in computing the power dissipation in these
transistors it was assumed that the switching times were so short as to make dissi-
pation during switching negligible. Generally, this assumption is valid if fB is
greater than the application frequency by a factor of ten (i0) or more. The computa-
tions yielding the required power dissipation also assumed that adequate base drive
was provided to assure that the transistors were saturated ON during their ON periods.
From Table E-IV, it is concluded that the transistors are adequately rated for
their respective applications with the following exceptions. The worst-case VCE O for
QI-QI2, QI3, QI4, and Q24-Q27 (modified) is 86% of the rated BVcE O. It is pointed
out in Section 3.3.4, however, that the parameter of interest is actually BVcER; and
it is concluded in each of these cases that the BVcE O rating is adequate. Also, for
QI3 and QI4, the minimum fB is not greater than the application frequency by a factor
of ten (i0). The results of an inadequate minimum fB for QI3 and QI4 are discussed
in Section 3.3.4.15. For all other cases, the worst-case power dissipations are less
than 75% of the rated dissipation at 125°C, worst-case voltages and currents are less
than 75% the rated values, and fB is greater than ten (i0) times the application
frequency.
Generally, the assumption of sufficient base current to assure saturation of the
transistor switches is valid. Two potential exceptions are QI-QI2 and QI9-Q21. These
potential difficulties are discussed in Section 3.3.4.7 and Section 3.3.4.16.
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A summary of the results of stress a_alyses for capacitor applications in the
static inverter is shown in Table E-V. The stresses considered are applied voltage
and ripple current or ripple voltage. The table shows all components to be applied
well within their rated capabilities with the exception of C5. The excessive
ripple current in C5 is discussed in Section 3.3.4.16.
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APPENDIX F
Static Inverter Parts List
I. Original Circuit
Circuit
Component No.
Resistors :
RI-RI2
RI3, RI4
RI5-R26
R27-R28
R29
R30-R41
R42, R43
R44 (not used)
R45, R46
R47, R48
R49, RS0
RSI
R52-R59
R60
R61
R62, R63
R64, R65
R66 (not used)
R67
R68
R69
R70
R71
R72
R73
R74
R75
Description Manufacturer
392_, I/4w., +1%
301_, 1/4W., +1%
1.5k, 1/4w., +1%
1.5k, 1/4w., +1%
619_, 1/4w., +1%
5fl, 5w., +3%
l. Sk, i/4w., +1%
Dale
_tll Type or
Manuf. Part No.
RN55C6190F
RN55C3010F
RN55CI501F
RN55CI501F
RN55C6190F
RH5
RN55CI501F
Ik, I/4w., +1% RN55CI001F
475_, i/4w., +1% RN55C4750F
10k, i/4w., +1% RN55CI002F
10k, I/4w., +1% RN55CI002F
2k, i/4w., +1% RN55C2001F
Ik-5k(selective) i/4w. RN55
267R, i/4w., +1% RN55C2670F
2.67k, i/4w., +1% RN55C2671F
40R, 3w., +3% Sprague RW69
150_, 3w., +3% Sprague
5R, 3w., +3% Sprague
0. Ik-lk(selective) Sprague
3w. , +3%
i_, lOw., +3% Dale
680_, 3w., +3% Sprague
33_, 15w., +3% Dale
ik-l. 5k(selective) Sprague
3w. , +3%
Variable, 200_, Clarostat
i. 5w.
20k, 5w., +3% Sprague
RW69
RW69
RW69
RE65GIR00
RW69
RE70G33R0
RW69
49M9200
243E2032
Element
Location
46-51
62
46-51
21
60
52-57
28, 29
28, 29
28, 29
28, 29
60
22, 23
60
60
62
63
63
64
63
64
64
61
59
59
59
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Static Inverter Parts List (continued) •
I.
Circuit
Component No.
R76
R77-R80
RSI, R82
R83, R84
Transistors:
QI-QI2
QI3, QI4
QI5, QI6
QI7, QI8
QI9-Q21
Q22, Q23
Q24-Q27
Q28, Q29
QB0-QB3
Q35
Q36-Q47
Capacitors:
Ci-C3
C4
C5-C7
C8
C9, Cl0
Inductors:
LI-L3
L4
L5
Diodes:
CRI-CR96
CR97, CR98
CR99-CRI04
CRI05-CRII0
CRIII-CRI34
CRI35-CRI38
Original Circuit (continued)
Description
15k, 5w., +3%
m
7.5k, i/4w., +1%
200_, 10w.
619_, l/4w., +1%
2_f, 400V, +10%
33_f, 35V, +10%
1000_f, 45V
47uf, 35V
150uf, 15V
Manufacturer
Sprague
Dale
Mil Type or
Manuf. Part No.
243E1532
RN55C7501F
RE65G2000
RN55C6190F
Silicon Trans. S2N2034A
Silicon Trans. S2N2034A
Silicon Trans. S2N2034A
RCA S2N2102
Texas Instr. 2N1937
Texas Instr. 2NI132
General Elec. S2N718A
General Elec. S2NTISA
General Elec. S2NTISA
General Elec. S2N718A
Westinghouse 2N3432
Sprague II8P20594T4
Sprague 350D336X9035
Sprague 202DI08X9045A4
Sprague 350D476X9035
Sprague 350DI57X9015
MSFC RI159
MSFC RI073
MSFC RI074
G.E. or T.I. SIN645
G.E. or T.I. SIN645
G.E. or T.I. SIN645
G.E. or T.I. SIN645
G.E. or T.I. SIN645
G.E. or T.I. SIN645
Element
Location
59
21
21
21
46-51
63
21
62
64
22, 23
22, 23
28, 29
24, 25
60
52-57
58
60
64
61
22, 23
58
64
64
34-45
62
59
60
52-57
22, 23
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Static Inverter Parts List (continued)
I. Original Circuit (continued)
Circuit
Component No. Description
CR139, CRI40
CRI41-CRI44
CR145, CR146 Zener
CR147 Zener
CR148 Zener
CR149, CRI50
CRI51
CR152 Zener
CR153, CR154
Transformers:
TI-T6
T7
T8
Tg, TI0
TII-TI3
Ti4-TI9
Integrated Circuits:
FFIA-FF6A and Flip-flop
FFIB-FF6B
FF7A and FF7B NAND'NOR gate
FFSA-FF!2A _nd Flip-flop
FF8B-FFI2B
II. Modifications
Circuit
Component No. Description
Resistors:
RI-R8 (Reapplied) 582R*, I/4w., +1%
RY-R_ (Added) 582R* i/4w. +1%
R9, RIO (Reapplied) 476R*, I/4w., +1%
R9 t, RIO I (Added) 476R*, i/4w., +1%
Manufacturer
G.E. or T.I.
G.E. or T.I.
Motorola
Motorola
Motorola
Bendix
Hughes
Motorola
MSFC
MSFC
MSFC
MSFC
MSFC
MSFC
Texas Instr.
Texas Instr.
Texas Instr.
Mil Type or
Manuf. Part No.
SIN645
SIN645
SIN3OI7B
IN3156A
IN3156A
S]NI204A
HF3C
SIN2084B
IN3730
R1213
RI030
R1029
RII91
RI158
RI020
SN511A
SN514A
SN511A
Manufacturer
Mil Type or
Manuf. Part No.
RN55C
RN55C
RN55C
RN55C
Element
Location
21
32-33
21
59
60
63
64
61
63
52-57
62
63
22, 23
58
46-51
30, 31
30, 31
26, 27
Element
Location
34M-41M
34M-41M
42M, 43M
42M, 43M
Nominal values represent values computed in Reference 3.
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Static Inverter Parts List (continued)
II. Modifications (continued)
Circuit
Component No. Description
RII, RI2 (Reapplied)582_ , i/4w., +1%
RII/, RI2 / (Added) 582_ , i/4w., +1%
RI3, RI4 (Reapplied)412_ , i/4w., +1%
RI3 t, RI4 t (Added) 412_*, i/4w., +1%
R27, R28 (Deleted)
R81, R82 (Reapplied)ll4_, 15w.
R83, R84 (Deleted)
Transistors:
QI5, QI6 (Deleted)
Q22, Q23 (Reapplied)
Q24-Q27 (Reapplied)
Capacitors:
C9, CIO (Reapplied) 150uf, 15V
C16, C17 (Added) 0.33_f, +10%
Diodes:
CRI-CR96 (Deleted)
CRI39-CRI44 (Deleted)
CR145, CR146 Zener
(Reapplied)
Manufacturer
Mil Type or Element
Manuf. Part No. Location
RN55C 44M, 45M
RN55C 44M, 45M
RN55C 32M, 33M
RN55C 32M, 33M
Dale RE70GII40 21M-I, 21M-2
STC 2N3204 22M, 23M
STC 2N2034A 22M, 23M
Sprague
Sprague
350DI57XgOI5 21M-I,21M-2
350D334X9010A2 22M, 23M
Motorola SIN2970B 21M-I, 21M-2
Nominal values represent values computed in Reference 3.
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APPENDIXG
ObservedFailures
Observedfailures with the static inverter breadboard circuit are listed below.
Some of these were discussed and referenced in the main text of this report. Not all
failures reported imply a design discrepancy, e.g., the first one listed pertains to
a failure inadvertently induced with a test probe. Failures purposely induced to
observe failure effects are not included. The failures are as follows:
(i) Failures: Transformer TI4 and transistor Q2.
Location: Timing pulse amplifier (see Figure 43).
Symptom: Excessive distortion and voltage imbalance in the inverter output.
Remarks: This failure resulted when a test probe was inserted into the collec-
tor terminal socket of Q1 causing it to remain spread. This caused an open circuit
in the collector circuit of Q1 when it was replaced, and as a result, TI4 saturated
and collector current increased to an excessive value in Q2 causing Q2 and TI4 to
fail. Fuses were installed at the center tap dc input of transformers TI4 through
TI9 for future protection.
(2) Failure: Magnetic amplifier gate winding open.
Location: Magnetic amplifier circuit (see Figure 55).
Symptom: Observed as open during breadboard assembly.
Remarks: This was a failure of a solder Joint that probably occurred during
handling. The unit was repaired in-house and used in the breadboard until the fail-
ure occurred several weeks later during operation. The symptom for the second
failure was an excessively high output voltage. The second failure probably resulted
also from further handling. The magnetic amplifier was replaced with a new unit for
further operation and the failure did not reoccur during the program.
(3) Failure:
Location:
Symptom:
Remarks:
(4) Failure:
Location:
Symptom:
Zener diode CR152.
20 volt dc regulated supply (see Figure 52).
No inverter outpu_
The diode failed in a shorted mode. The cause of this failure is
unknown.
SNblIA flip-flo_
Pulse sequence generato_
The inverter would not operate with the timing generator that
contained the failed unit.
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Remarks:
Theunit wasopenedand found to be severely damagedby heat.
unknown.
(5) Failure:
Location:
Symptom:
Remarks:
Thefailed SN511Aunit was identified by its heatbuckled package.
The failure causeis
Transistors QI3 and QI4 and transformer TS.
Magneticamplifier circuit (see Figure 55).
No inverter output.
This failure occurred with the inverter operating at 100°C,25 vdc
input, and a 1.5 amp.resistive load.
in which QI3 and/or QI4 wouldconsistently fall due to thermal run-away.
failure is discussed in Section 3.3.4.15 and Reference2.
(6) Failure:
Location:
Symptom:
Remarks:
Subsequentinvestigation identified a region
This
Six SN511Aflip-flops.
Pulse sequencegenerator.
The inverter wouldnot operate with the timing generator that
contained the failed units.
Several of the failed units were openedfor inspection. In the opened
units, the deposited aluminumconnectorsfrom the clock pulse terminal to the two
capacitors were openedand the capacitors were short-circuited. This failure
occurred whenthe inverter wasplaced in a low temperaturechamber. A 28 vdc supply
was located in close proximity to the clock pulse lead which wasbeing monitored, and
it is possible that the two leads madecontact causing the failure. Except for this
possibility, there is no apparent reason for this failure.
(7) Failure: Timing section.
Symptom: Inverter inoperative.
Remarks: Both redundanttiming generators were observedto function errati-
cally. Cleaningall of the SN511Aand SN514Aprinted circuit cards with alcohol and
"touching up" the solder joints restored both timing generators to normal operation.
(8) Failure: Transistor Q28.
Location: Clockpulseamplifier (see Figure 38).
Symptom: Theinverter wouldnot operate with the timing generator that con-
tained the defective unit.
Remarks: Thefailure causeis unknown.
transistor was replaced with a spare unit.
(9) Failure: Transistor QI4.
Location:
Symptom:
Normaloperation resumedwhenthe
Magneticamplifier circuit (see Figure 55).
Nomagneticamplifier output,
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Remarks: This failure resulted from thermal run-awayof QI4; however, it
occurred under special test conditions. When the failure occurred, the inverter had
been operating for approximately four hours with the magnetic amplifier output dis-
connected from the primary voltage regulator. With the inverter output disabled in
this manner, the magnetic amplifier was operating with maximum output modulation
which probably caused the failure of QI4.
(I0) Failure:
Location:
Symptom:
Remarks:
Zener diode CR147.
Voltage error detection circuit (see Figure 50).
Excessively low output voltage.
CR147 had a zener voltage of 7.6 volts instead of its rated 8.4 volts.
This failure occurred while the zener voltage of CR147 was being measured with a
Hewlett Packard 412A voltmeter (isolated). The defective unit was replaced and
operation resumed normally.
(ii) Failure: SN511A flip-flop&
Location: Pulse sequence generator.
Symptom: Imbalance in the inverter output voltage and eventual failure of a
timing pulse amplifier (indicated by blown fuse in the dc input to the center taps
of transformers TI4-TIg).
Remarks: This failure occurred on numerous occasions and is discussed in
Section 3.3.4.6. Initially, the discrepancy appears as an assy_netry in the timing
pulses from the pulse sequence generator. This results in an unbalanced drive to
the timing pulse amplifier with the eventual fuse failure occurring because of the
excessive collector current in the timing pulse amplifier transistors. As described
in Section 3.3.4.6, the cause is unresolved.
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